Processor repo
☆59Dec 19, 2013Updated 12 years ago
Alternatives and similar repositories for MIPS-Processor-in-Verilog
Users that are interested in MIPS-Processor-in-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Course project of Computer Architecture, designed by single-cycle datapath. The verilog code could be completely compiled by Quartus II.☆31Feb 14, 2021Updated 5 years ago
- HTB_Write_Ups☆27Feb 25, 2024Updated 2 years ago
- It is an instruction-level simulator for a single cycle MIPS processor in C++ emulating all 5 steps (Instruction Fetch, Decode, Execute, …☆11Nov 20, 2016Updated 9 years ago
- An Arduino MPPT tracking Solar Charge Controller with ACS712 Current Sensor☆20Nov 7, 2021Updated 4 years ago
- A 32-bit MIPS processor used Altera Quartus II with Verilog.☆28Sep 20, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆11May 31, 2016Updated 10 years ago
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- Single-Cycle RISC-V Processor in systemverylog☆27Apr 23, 2019Updated 7 years ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- Implementation of a RISC-V CPU in Verilog.☆18Jun 27, 2026Updated last month
- Simple library for decoding RISC-V instructions☆23Jun 21, 2026Updated last month
- Arch Linux ARM for Xilinx Zynq UltraScale+ devices☆13Jul 21, 2024Updated 2 years ago
- My stab at rawdraw on wasm.☆12Nov 8, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verilog implementation of multi-stage 32-bit RISC-V processor☆178Nov 2, 2020Updated 5 years ago
- Website!☆11Aug 29, 2020Updated 5 years ago
- ☆11Jul 20, 2026Updated 3 weeks ago
- This repository contains the design files of RISC-V Single Cycle Core☆86Dec 14, 2023Updated 2 years ago
- A neural branch predictor tested using CPU emulator, testing both supervised learning and reinforcement learning (for COS 583: Great Mome…☆15May 17, 2017Updated 9 years ago
- ☆11Apr 8, 2025Updated last year
- Learn and build GPU RTL from scratch☆22Aug 1, 2025Updated last year
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆15Mar 29, 2020Updated 6 years ago
- unsigned Radix-2 SRT division,基2除法☆17May 12, 2015Updated 11 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- fbDOOM with RISC-V Vector optimizations☆17Aug 30, 2023Updated 2 years ago
- EmonTxV3 Continuous Monitoring Firmware (Default shipped EmonTxV3 firmware)☆13Feb 16, 2023Updated 3 years ago
- Virtual Platform for AWS FPGA support☆16Oct 19, 2018Updated 7 years ago
- ☆10Apr 11, 2024Updated 2 years ago
- A modular hardware abstraction library☆55Aug 3, 2026Updated last week
- Setup guides for Raptor Talos II Secure Workstation based on IBM's Power9 CPU.☆15Sep 7, 2025Updated 11 months ago
- A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding☆165May 20, 2022Updated 4 years ago
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆21May 2, 2026Updated 3 months ago
- A CUDA renderer for the Buddhabrot fractal☆13Sep 14, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Let's write an OS which can run on ARM in Rust from scratch! (🚧WIP)☆18Mar 13, 2022Updated 4 years ago
- Examples for Tiva TM4C123GXL Launchpad (Step-by-Step)☆11Nov 24, 2020Updated 5 years ago
- ☆11Dec 10, 2025Updated 8 months ago
- ☆15Sep 27, 2022Updated 3 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆19Feb 20, 2019Updated 7 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- ASIC Verification at 2022 Spring. This course only use SystemVerilog, did not use UVM.☆20Feb 14, 2023Updated 3 years ago