Processor repo
☆57Dec 19, 2013Updated 12 years ago
Alternatives and similar repositories for MIPS-Processor-in-Verilog
Users that are interested in MIPS-Processor-in-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 🔮 A 16-bit MIPS Processor Implementation in Verilog HDL☆12Aug 30, 2020Updated 5 years ago
- An Arduino MPPT tracking Solar Charge Controller with ACS712 Current Sensor☆20Nov 7, 2021Updated 4 years ago
- ☆12May 31, 2016Updated 9 years ago
- A 32-bit MIPS processor used Altera Quartus II with Verilog.☆28Sep 20, 2018Updated 7 years ago
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Implementation of a circular queue in hardware using verilog.☆17Mar 22, 2019Updated 7 years ago
- Fault Injection Automatic Test Equipment☆15Nov 22, 2021Updated 4 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- Arch Linux ARM for Xilinx Zynq UltraScale+ devices☆13Jul 21, 2024Updated last year
- Verilog implementation of multi-stage 32-bit RISC-V processor☆162Nov 2, 2020Updated 5 years ago
- My stab at rawdraw on wasm.☆12Nov 8, 2020Updated 5 years ago
- Website!☆10Aug 29, 2020Updated 5 years ago
- ☆12Dec 10, 2025Updated 4 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆81Dec 14, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A tool for synthesizing Verilog programs☆114Aug 25, 2025Updated 8 months ago
- A neural branch predictor tested using CPU emulator, testing both supervised learning and reinforcement learning (for COS 583: Great Mome…☆15May 17, 2017Updated 8 years ago
- ☆10Apr 8, 2025Updated last year
- ☆15Jan 11, 2024Updated 2 years ago
- Virtual Platform for AWS FPGA support☆16Oct 19, 2018Updated 7 years ago
- ☆10Apr 11, 2024Updated 2 years ago
- An experimental server software project. DO NOT TRY TO USE THIS. This is just a proof of concept.☆10Dec 4, 2018Updated 7 years ago
- drone_security☆14Jun 18, 2021Updated 4 years ago
- Setup guides for Raptor Talos II Secure Workstation based on IBM's Power9 CPU.☆15Sep 7, 2025Updated 8 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A pipelined implementation of the MIPS processor featuring hazard detection as well as forwarding☆164May 20, 2022Updated 3 years ago
- Hardware Implementation of low-bit rate Codec, Codec2 in Verilog RTL on Cyclone IV FPGA.☆15Mar 29, 2020Updated 6 years ago
- Baremetal Embeddable Debugger☆12Feb 22, 2022Updated 4 years ago
- A CUDA renderer for the Buddhabrot fractal☆13Sep 14, 2023Updated 2 years ago
- Let's write an OS which can run on ARM in Rust from scratch! (🚧WIP)☆17Mar 13, 2022Updated 4 years ago
- ☆14Dec 18, 2022Updated 3 years ago
- ☆15Sep 27, 2022Updated 3 years ago
- A fast C++ Madelbrot renderer using AVX2 extensions☆13Oct 7, 2022Updated 3 years ago
- The OpenPiton Platform☆17Aug 14, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆12Mar 6, 2019Updated 7 years ago
- ☆20Aug 5, 2024Updated last year
- Dark Cloud game packer and unpacker☆11Dec 19, 2015Updated 10 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆14Jul 7, 2024Updated last year
- A design for TinyTapeout☆19Sep 23, 2022Updated 3 years ago
- SpaceWire☆14Jul 17, 2014Updated 11 years ago
- ZEngine - 3D Game Engine☆13Mar 8, 2026Updated 2 months ago