Jogo de Damas em Python utilizando o framework Pygame.
☆10Nov 11, 2018Updated 7 years ago
Alternatives and similar repositories for mp_damas
Users that are interested in mp_damas are comparing it to the libraries listed below
Sorting:
- A Godot plugin that builds a *.tscn or *.tres tileset.☆18Oct 7, 2022Updated 3 years ago
- ORM async for Python☆15Dec 8, 2024Updated last year
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 4 months ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Dec 7, 2025Updated 3 months ago
- Linux 4 for Caninos Labrador V3☆14Sep 25, 2023Updated 2 years ago
- A small and simple rv32i core written in Verilog☆17Jul 29, 2022Updated 3 years ago
- ☆18Mar 25, 2024Updated last year
- Build scripts of ci.rvperf.org☆12Feb 1, 2026Updated last month
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- ☆13Mar 3, 2021Updated 5 years ago
- This project was done as part of a study of Machine Learning, Image Processing and Cybersecurity☆17Apr 9, 2019Updated 6 years ago
- Controller module for RISC-V core CI/CD☆17May 23, 2025Updated 9 months ago
- Single Channel LoRaWAN Gateway☆20Aug 27, 2021Updated 4 years ago
- ☆36Nov 3, 2015Updated 10 years ago
- ☆25Apr 3, 2024Updated last year
- Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.☆17Oct 29, 2024Updated last year
- ☆24May 26, 2022Updated 3 years ago
- ☆21Feb 28, 2021Updated 5 years ago
- Mod hook for Deus Ex: Human Revolution - Director's Cut.☆37Sep 16, 2021Updated 4 years ago
- Single Cycle Processor written in SystemVerilog for executing machine code of RISC-V ISA☆28Apr 23, 2023Updated 2 years ago
- Este repositório tem como objetivo reunir templates de sites para ajudar a pessoas que estão aprendendo e estão querendo praticar o desen…☆27Nov 2, 2020Updated 5 years ago
- ESP32-based IR remote with Google Home integration☆30Sep 18, 2021Updated 4 years ago
- Simple RiscV core for academic purpose.☆23Apr 29, 2020Updated 5 years ago
- A 5 stage-pipeline RV32I implementation in VHDL☆22Mar 13, 2020Updated 6 years ago
- Face Recognition using Python-Haar Cascade☆18Dec 6, 2018Updated 7 years ago
- Sort your Spotify playlists any way you want.☆29Sep 15, 2022Updated 3 years ago
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆58Dec 3, 2025Updated 3 months ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆27Mar 3, 2026Updated 2 weeks ago
- The source code of 14habits.com☆48Apr 18, 2022Updated 3 years ago
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆21Jun 3, 2023Updated 2 years ago
- This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology☆34Feb 22, 2021Updated 5 years ago
- RISC-V 32-bit Linux From Scratch☆36May 10, 2020Updated 5 years ago
- A JS SDK for the Spotify Web API.☆41Dec 8, 2022Updated 3 years ago
- Mestrado Computação Móvel 2018/19: Implementação de uma rede MESH LoRa para a recolha de diversos sensores em múltiplos Nodes sem acesso …☆28Jul 12, 2019Updated 6 years ago
- A library to convert javascript objects into form data.☆54Dec 6, 2022Updated 3 years ago
- Exemplos de códigos para o curso Primeiros passos com FreeRTOS promovido na plataforma UDEMY☆30Dec 11, 2024Updated last year
- Student project for using audio on the DE2-115 FPGA development board.☆27Apr 28, 2018Updated 7 years ago
- M-extension for RISC-V cores.☆33Nov 21, 2024Updated last year