Jogo de Damas em Python utilizando o framework Pygame.
☆10Nov 11, 2018Updated 7 years ago
Alternatives and similar repositories for mp_damas
Users that are interested in mp_damas are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Hexagon kernel (Hexagonix kernel)☆13Jan 21, 2026Updated 3 months ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 5 months ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 2 years ago
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Apr 16, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Linux 4 for Caninos Labrador V3☆14Sep 25, 2023Updated 2 years ago
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 3 years ago
- Build scripts of ci.rvperf.org☆12Apr 10, 2026Updated 2 weeks ago
- Processor CI project Website☆10Jul 1, 2025Updated 9 months ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- Controller module for RISC-V core CI/CD☆17May 23, 2025Updated 11 months ago
- Repositório com boilerplates diversos para criar seus chatbots/bots no telegram usando Flask.☆23Jul 7, 2021Updated 4 years ago
- Single Channel LoRaWAN Gateway☆20Aug 27, 2021Updated 4 years ago
- **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers☆26Mar 18, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆25Apr 3, 2024Updated 2 years ago
- Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.☆18Oct 29, 2024Updated last year
- ☆25May 26, 2022Updated 3 years ago
- ☆21Feb 28, 2021Updated 5 years ago
- ESP32-based IR remote with Google Home integration☆30Sep 18, 2021Updated 4 years ago
- Simple RiscV core for academic purpose.☆23Apr 29, 2020Updated 6 years ago
- Face Recognition using Python-Haar Cascade☆18Dec 6, 2018Updated 7 years ago
- MIPS multi cycle Verilog implementation based on Computer Organization and Design by David A. Patterson and John L. Hennessy☆23Jul 3, 2020Updated 5 years ago
- Monorepo for libraries used by the MagaLu Cloud CLI☆42Apr 16, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆27Mar 3, 2026Updated last month
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆21Jun 3, 2023Updated 2 years ago
- This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology☆34Feb 22, 2021Updated 5 years ago
- RISC-V 32-bit Linux From Scratch☆35May 10, 2020Updated 5 years ago
- Mestrado Computação Móvel 2018/19: Implementação de uma rede MESH LoRa para a recolha de diversos sensores em múltiplos Nodes sem acesso …☆29Jul 12, 2019Updated 6 years ago
- M-extension for RISC-V cores.☆33Nov 21, 2024Updated last year
- a simple end to end example of taking a ML graph (TF2 / PyTorch) and running it on a device [cpu, gpu]☆36Jan 20, 2021Updated 5 years ago
- Assistente virtual J.A.R.V.I.S com reconhecimento de voz offline☆27Feb 4, 2021Updated 5 years ago
- ☆43Jan 28, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- pcie-bench code for NetFPGA/VCU709 cards☆45Jul 27, 2018Updated 7 years ago
- My implementation of the RISC-V Single Cycle Processor, based on the Textbook - Digital Design and Computer Architecture: RISC-V Edition …☆43Jun 2, 2023Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆55Feb 2, 2026Updated 2 months ago
- ☆53Oct 30, 2021Updated 4 years ago
- Experimental flows using nextpnr for Xilinx devices☆60Apr 18, 2026Updated last week
- Version 5 of Single Channel LoRa Gateway☆60Feb 22, 2021Updated 5 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 2 years ago