Jogo de Damas em Python utilizando o framework Pygame.
☆10Nov 11, 2018Updated 7 years ago
Alternatives and similar repositories for mp_damas
Users that are interested in mp_damas are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ORM async for Python☆16Dec 8, 2024Updated last year
- Godot Box / Room / Grid Based Camera Node.☆20Sep 20, 2024Updated last year
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 7 months ago
- RISC-V processor model☆11Nov 10, 2020Updated 5 years ago
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Apr 16, 2026Updated last month
- Linux 4 for Caninos Labrador V3☆14Sep 25, 2023Updated 2 years ago
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 3 years ago
- helper tool to get live stream chat☆17Jun 4, 2021Updated 5 years ago
- ☆20Mar 25, 2024Updated 2 years ago
- Build scripts of ci.rvperf.org☆12Apr 10, 2026Updated last month
- Processor CI project Website☆10Jul 1, 2025Updated 11 months ago
- An FPGA-based RISC-V CPU☆16Dec 7, 2021Updated 4 years ago
- ☆12Mar 3, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Controller module for RISC-V core CI/CD☆17May 23, 2025Updated last year
- Repositório com boilerplates diversos para criar seus chatbots/bots no telegram usando Flask.☆23Jul 7, 2021Updated 4 years ago
- Single Channel LoRaWAN Gateway☆20Aug 27, 2021Updated 4 years ago
- A Godot plugin helping in building interactive fictions and dialog system☆34Aug 22, 2022Updated 3 years ago
- Projeto open-source de end-device LoRaWAN com ESP32, sensor BMP180 e FreeRTOS☆20Jul 11, 2020Updated 5 years ago
- Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards)☆23Aug 2, 2021Updated 4 years ago
- **RISC**uinho - A scratch in the possibilities in the universe of microcontrollers☆26Mar 18, 2026Updated 2 months ago
- ☆25Apr 3, 2024Updated 2 years ago
- 🧛🏻♂️ Dark theme for Insomnia☆25Sep 10, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.☆18Oct 29, 2024Updated last year
- ☆21Feb 28, 2021Updated 5 years ago
- Este repositório tem como objetivo reunir templates de sites para ajudar a pessoas que estão aprendendo e estão querendo praticar o desen…☆27Nov 2, 2020Updated 5 years ago
- ESP32-based IR remote with Google Home integration☆30Sep 18, 2021Updated 4 years ago
- Simple RiscV core for academic purpose.☆23Apr 29, 2020Updated 6 years ago
- A 5 stage-pipeline RV32I implementation in VHDL☆23Mar 13, 2020Updated 6 years ago
- ☆25May 26, 2022Updated 4 years ago
- Single Cycle Processor written in SystemVerilog for executing machine code of RISC-V ISA☆29Apr 23, 2023Updated 3 years ago
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆64May 20, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- MIPS multi cycle Verilog implementation based on Computer Organization and Design by David A. Patterson and John L. Hennessy☆23Jul 3, 2020Updated 5 years ago
- Monorepo for libraries used by the MagaLu Cloud CLI☆42Updated this week
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆27Mar 3, 2026Updated 3 months ago
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆21Jun 3, 2023Updated 3 years ago
- This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology☆34Feb 22, 2021Updated 5 years ago
- RISC-V 32-bit Linux From Scratch☆35May 10, 2020Updated 6 years ago
- Mestrado Computação Móvel 2018/19: Implementação de uma rede MESH LoRa para a recolha de diversos sensores em múltiplos Nodes sem acesso …☆30Jul 12, 2019Updated 6 years ago