MorrisMA / MiniCPU-SLinks
Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture
☆17Updated 12 years ago
Alternatives and similar repositories for MiniCPU-S
Users that are interested in MiniCPU-S are comparing it to the libraries listed below
Sorting:
- Another size-optimized RISC-V CPU for your consideration.☆59Updated last week
- A pipelined brainfuck softcore in Verilog☆19Updated 11 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆61Updated 5 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Updated 2 years ago
- Hot Reconfiguration Technology demo☆42Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆77Updated this week
- simple wishbone client to read buttons and write leds☆19Updated 2 years ago
- ☆20Updated 8 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆39Updated last year
- ☆70Updated 2 years ago
- Doom classic port to lightweight RISC‑V☆107Updated 3 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆34Updated 9 years ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- A design for TinyTapeout☆18Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 4 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Updated last year
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 8 months ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Unofficial Yosys WebAssembly packages☆76Updated this week
- Exploring gate level simulation☆58Updated 9 months ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated last year
- Board definitions for Amaranth HDL☆122Updated 5 months ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆35Updated 7 years ago
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆75Updated 2 years ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆42Updated 4 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Updated 6 years ago
- System on Chip toolkit for Amaranth HDL☆98Updated last week