MorrisMA / MiniCPU-S
Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture
☆15Updated 11 years ago
Alternatives and similar repositories for MiniCPU-S
Users that are interested in MiniCPU-S are comparing it to the libraries listed below
Sorting:
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 2 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- FPGA based microcomputer sandbox for software and RTL experimentation☆56Updated last week
- simple wishbone client to read buttons and write leds☆18Updated last year
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆28Updated 5 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- ☆15Updated last week
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆40Updated 4 years ago
- ☆67Updated 2 years ago
- Hot Reconfiguration Technology demo☆40Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆15Updated last year
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆86Updated 6 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆27Updated last year
- Retro computing on the Ulx3s ECP5 FPGA board☆24Updated 3 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- Repository for the rp2040_pmod board from controlpaths devices.☆19Updated last year
- J-Core J2/J32 5 stage pipeline CPU core☆52Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆77Updated 2 months ago
- Verilog sources for simple 6502 computer.☆27Updated 5 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆73Updated 10 months ago
- A design for TinyTapeout☆16Updated 2 years ago