MorrisMA / MiniCPU-SLinks
Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture
☆17Updated 12 years ago
Alternatives and similar repositories for MiniCPU-S
Users that are interested in MiniCPU-S are comparing it to the libraries listed below
Sorting:
- Hot Reconfiguration Technology demo☆41Updated 3 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 2 weeks ago
- Industry standard I/O for Amaranth HDL☆30Updated last year
- A pipelined brainfuck softcore in Verilog☆19Updated 11 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Updated 2 years ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- Unofficial Yosys WebAssembly packages☆74Updated this week
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Exploring gate level simulation☆59Updated 7 months ago
- Reusable Verilog 2005 components for FPGA designs☆48Updated last week
- IEEE 754 single precision floating point library in systemverilog and vhdl☆38Updated 11 months ago
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- UPduino☆27Updated 5 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆34Updated 7 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Updated 7 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆74Updated this week
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated last year
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- Experiments with Yosys cxxrtl backend☆50Updated 11 months ago
- simple wishbone client to read buttons and write leds☆19Updated 2 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 3 months ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆42Updated 4 years ago
- A very simple RISC-V ISA emulator.☆38Updated 5 years ago
- A reimplementation of a tiny stack CPU☆85Updated 2 years ago
- Board definitions for Amaranth HDL☆121Updated 3 months ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 5 months ago
- A design for TinyTapeout☆18Updated 3 years ago
- ☆69Updated 2 years ago