MorrisMA / MiniCPU-SLinks
Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture
☆15Updated 11 years ago
Alternatives and similar repositories for MiniCPU-S
Users that are interested in MiniCPU-S are comparing it to the libraries listed below
Sorting:
- A pipelined brainfuck softcore in Verilog☆19Updated 10 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated this week
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated 2 years ago
- simple wishbone client to read buttons and write leds☆18Updated last year
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆42Updated 4 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Updated 6 years ago
- ☆68Updated 2 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 2 years ago
- Hot Reconfiguration Technology demo☆40Updated 2 years ago
- Reusable Verilog 2005 components for FPGA designs☆45Updated 4 months ago
- A CPU on an FPGA that you can play Zork on☆49Updated 8 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆16Updated last year
- Doom classic port to lightweight RISC‑V☆94Updated 2 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Updated last month
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆73Updated 2 years ago
- ☆61Updated last year
- Cyclone V bitstream reverse-engineering project☆125Updated last year
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆99Updated 2 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 9 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- A very simple RISC-V ISA emulator.☆38Updated 4 years ago
- Z80 CPU for OpenFPGAs, with Icestudio☆81Updated last year
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆98Updated last year
- I want to learn [n]Migen.☆42Updated 5 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year