MorrisMA / MiniCPU-SLinks
Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture
☆15Updated 12 years ago
Alternatives and similar repositories for MiniCPU-S
Users that are interested in MiniCPU-S are comparing it to the libraries listed below
Sorting:
- A pipelined brainfuck softcore in Verilog☆19Updated 11 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆42Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 2 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆66Updated last week
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Updated 6 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆38Updated 10 months ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- A very simple RISC-V ISA emulator.☆38Updated 4 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 2 years ago
- ☆69Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- Miscellaneous ULX3S examples (advanced)☆78Updated 2 months ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 7 months ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- ☆17Updated 4 months ago
- A design for TinyTapeout☆17Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 4 months ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆29Updated 6 years ago
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Updated 7 years ago
- Exploring gate level simulation☆58Updated 5 months ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆101Updated 2 years ago
- ☆61Updated last year