MorrisMA / MiniCPU-SLinks
Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture
☆17Updated 12 years ago
Alternatives and similar repositories for MiniCPU-S
Users that are interested in MiniCPU-S are comparing it to the libraries listed below
Sorting:
- Another size-optimized RISC-V CPU for your consideration.☆58Updated last week
- Reusable Verilog 2005 components for FPGA designs☆49Updated 3 weeks ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- A pipelined brainfuck softcore in Verilog☆19Updated 11 years ago
- Hot Reconfiguration Technology demo☆41Updated 3 years ago
- Industry standard I/O for Amaranth HDL☆30Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 6 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆60Updated 5 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 6 months ago
- simple wishbone client to read buttons and write leds☆19Updated 2 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- An implementation of a CPU that uses a Linear Feedback Shift Register as a Program Counter instead of a normal one☆54Updated 7 months ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆34Updated 2 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆34Updated 7 years ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆42Updated 4 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆75Updated last week
- Board definitions for Amaranth HDL☆122Updated 4 months ago
- ☆69Updated 2 years ago
- Exploring gate level simulation☆59Updated 8 months ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆39Updated last year
- Doom classic port to lightweight RISC‑V☆104Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆66Updated 2 years ago
- Cyclone V bitstream reverse-engineering project☆129Updated 2 years ago
- Implementation of a circular queue in hardware using verilog.☆17Updated 6 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆104Updated 4 months ago
- Tools for FPGA development.☆49Updated 5 months ago
- Design digital circuits in C. Simulate really fast with a regular compiler.☆177Updated this week
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated last year
- A very simple RISC-V ISA emulator.☆39Updated 5 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆34Updated 9 years ago