MorrisMA / MiniCPU-S
Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture
☆14Updated 11 years ago
Related projects ⓘ
Alternatives and complementary repositories for MiniCPU-S
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- Another size-optimized RISC-V CPU for your consideration.☆47Updated last week
- User-friendly explanation of Yosys options☆111Updated 3 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆28Updated 5 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆34Updated last year
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆74Updated last year
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- Hot Reconfiguration Technology demo☆38Updated 2 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆23Updated 2 years ago
- A simple GPU on a TinyFPGA BX☆80Updated 6 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆54Updated last year
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆27Updated 5 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- PicoRV☆43Updated 4 years ago
- Simple fixed-cycle SDRAM Controller☆25Updated 4 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- Smol 2-stage RISC-V processor in nMigen☆25Updated 3 years ago
- UPduino☆26Updated 4 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆14Updated last year
- ☆58Updated last year
- ☆63Updated last year
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 4 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆24Updated last year
- Documenting the Anlogic FPGA bit-stream format.☆84Updated last year
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 6 months ago