MorrisMA / MiniCPU-SLinks
Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture
☆15Updated 11 years ago
Alternatives and similar repositories for MiniCPU-S
Users that are interested in MiniCPU-S are comparing it to the libraries listed below
Sorting:
- Another size-optimized RISC-V CPU for your consideration.☆58Updated this week
- User-friendly explanation of Yosys options☆114Updated 3 years ago
- A pipelined brainfuck softcore in Verilog☆19Updated 11 years ago
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- Industry standard I/O for Amaranth HDL☆29Updated 10 months ago
- Exploring gate level simulation☆58Updated 4 months ago
- ☆69Updated 2 years ago
- Doom classic port to lightweight RISC‑V☆94Updated 3 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆42Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 6 months ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆16Updated 2 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆38Updated 9 months ago
- Unofficial Yosys WebAssembly packages☆71Updated this week
- Design digital circuits in C. Simulate really fast with a regular compiler.☆174Updated 2 years ago
- ☆17Updated 3 months ago
- Miscellaneous ULX3S examples (advanced)☆78Updated 2 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- A very simple RISC-V ISA emulator.☆38Updated 4 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆66Updated this week
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆73Updated 2 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 9 months ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆32Updated 6 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆59Updated 2 years ago
- Board definitions for Amaranth HDL☆118Updated this week
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated 2 months ago
- A simple GPU on a TinyFPGA BX☆81Updated 7 years ago