MorrisMA / MiniCPU-SLinks
Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture
☆16Updated 12 years ago
Alternatives and similar repositories for MiniCPU-S
Users that are interested in MiniCPU-S are comparing it to the libraries listed below
Sorting:
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- Hot Reconfiguration Technology demo☆41Updated 3 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- A pipelined brainfuck softcore in Verilog☆19Updated 11 years ago
- ☆69Updated 2 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- Industry standard I/O for Amaranth HDL☆30Updated last year
- 5-stage RISC-V CPU, originally developed for RISCBoy☆34Updated 2 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- simple wishbone client to read buttons and write leds☆19Updated 2 years ago
- Miscellaneous ULX3S examples (advanced)☆81Updated 5 months ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 6 months ago
- Reusable Verilog 2005 components for FPGA designs☆48Updated last week
- System on Chip toolkit for Amaranth HDL☆97Updated last year
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆38Updated last year
- DDR3 controller for nMigen (WIP)☆14Updated last year
- Cyclone V bitstream reverse-engineering project☆125Updated 2 years ago
- PicoRV☆43Updated 5 years ago
- Exploring gate level simulation☆58Updated 7 months ago
- Experiments with Yosys cxxrtl backend☆50Updated 10 months ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆34Updated 7 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆72Updated 3 weeks ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆34Updated 8 years ago
- Doom classic port to lightweight RISC‑V☆100Updated 3 years ago
- Board definitions for Amaranth HDL☆121Updated 3 months ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆90Updated last year