MorrisMA / MiniCPU-SLinks
Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture
☆15Updated 12 years ago
Alternatives and similar repositories for MiniCPU-S
Users that are interested in MiniCPU-S are comparing it to the libraries listed below
Sorting:
- A pipelined brainfuck softcore in Verilog☆19Updated 11 years ago
- Another size-optimized RISC-V CPU for your consideration.☆57Updated 2 weeks ago
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆42Updated 4 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆32Updated 2 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆38Updated 11 months ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 11 months ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆47Updated 7 months ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆58Updated 2 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆60Updated 2 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- A simple GPU on a TinyFPGA BX☆81Updated 7 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Updated 6 years ago
- ☆69Updated 2 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- ☆61Updated 2 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago
- Exploring gate level simulation☆58Updated 5 months ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆105Updated last month
- J-Core J2/J32 5 stage pipeline CPU core☆54Updated 4 years ago
- A reimplementation of a tiny stack CPU☆85Updated last year
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 4 months ago
- A very simple RISC-V ISA emulator.☆38Updated 4 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆66Updated this week
- Board definitions for Amaranth HDL☆119Updated last month