MorrisMA / MiniCPU-SLinks
Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture
☆17Updated 12 years ago
Alternatives and similar repositories for MiniCPU-S
Users that are interested in MiniCPU-S are comparing it to the libraries listed below
Sorting:
- Another size-optimized RISC-V CPU for your consideration.☆59Updated this week
- A pipelined brainfuck softcore in Verilog☆19Updated 11 years ago
- Hot Reconfiguration Technology demo☆42Updated 3 years ago
- Industry standard I/O for Amaranth HDL☆31Updated last week
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- simple wishbone client to read buttons and write leds☆19Updated 2 years ago
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Updated 2 years ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆42Updated 4 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 4 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆39Updated last year
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆35Updated 7 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated last year
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 4 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆77Updated this week
- Exploring gate level simulation☆58Updated 9 months ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- ☆14Updated 3 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆39Updated last month
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 weeks ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 8 months ago
- System on Chip toolkit for Amaranth HDL☆98Updated last week
- ☆61Updated 2 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆61Updated 5 years ago
- Tools for FPGA development.☆49Updated 5 months ago
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Updated last year
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 7 months ago
- 65C02 microprocessor in verilog, small size,reduced cycle count, asynchronous interface☆75Updated 2 years ago