MorrisMA / MiniCPU-S
Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture
☆14Updated 11 years ago
Alternatives and similar repositories for MiniCPU-S:
Users that are interested in MiniCPU-S are comparing it to the libraries listed below
- simple wishbone client to read buttons and write leds☆17Updated last year
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆27Updated 5 years ago
- Miscellaneous ULX3S examples (advanced)☆77Updated 3 weeks ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆40Updated 3 years ago
- QQSPI Pmod-compatible 32MB PSRAM module☆15Updated last year
- FPGA based microcomputer sandbox for software and RTL experimentation☆53Updated this week
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Simple extension boards for Olimex GateMate FPGA Board☆16Updated 2 months ago
- Z80 CPU for OpenFPGAs, with Icestudio☆77Updated 9 months ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆85Updated 6 years ago
- I want to learn [n]Migen.☆40Updated 5 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Verilog VGA font generator 8 by 16 pixels☆14Updated 3 years ago
- User-friendly explanation of Yosys options☆112Updated 3 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 2 years ago
- FPGA 8-Bit TV80 SoC for Lattice iCE40 with complete open-source toolchain flow using yosys and SDCC☆57Updated 2 years ago
- Acorn Atom implementation for the Ice40 (myStorm BlackIce)☆17Updated 5 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 3 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆34Updated 4 months ago
- Misc iCE40 specific cores☆14Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Development board for GateMateA1 CCGM1A1 FPGA from Cologne Chip with PS2 VGA 64Mbit RAM RP2040☆27Updated 3 months ago
- J-Core J2/J32 5 stage pipeline CPU core☆51Updated 4 years ago
- UPduino☆26Updated 5 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆31Updated 8 years ago
- TV80 Z80-compatible microprocessor☆51Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year