MorrisMA / MiniCPU-SLinks
Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture
☆17Updated 12 years ago
Alternatives and similar repositories for MiniCPU-S
Users that are interested in MiniCPU-S are comparing it to the libraries listed below
Sorting:
- A pipelined brainfuck softcore in Verilog☆19Updated 11 years ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated 3 weeks ago
- Hot Reconfiguration Technology demo☆42Updated 3 years ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆49Updated last month
- 5-stage RISC-V CPU, originally developed for RISCBoy☆35Updated 2 years ago
- ☆20Updated 8 months ago
- A design for TinyTapeout☆18Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆77Updated this week
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- System on Chip toolkit for Amaranth HDL☆98Updated last year
- A Risc-V SoC for Tiny Tapeout☆46Updated last month
- Example Verilog code for Ulx3s☆41Updated 3 years ago
- Industry standard I/O for Amaranth HDL☆31Updated last year
- A reimplementation of a tiny stack CPU☆86Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- ☆70Updated 2 years ago
- Exploring gate level simulation☆58Updated 9 months ago
- Unofficial Yosys WebAssembly packages☆76Updated this week
- Board definitions for Amaranth HDL☆122Updated 5 months ago
- Miscellaneous ULX3S examples (advanced)☆82Updated 7 months ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆34Updated 9 years ago
- Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker☆103Updated 2 years ago
- New clean hdmi implementation for ulx3s, icestick, icoboard, arty7, colorlight i5 and blackicemx! With tmds encoding hacked down from dvi…☆105Updated 5 months ago
- simple wishbone client to read buttons and write leds☆19Updated 2 years ago
- RISC-V CPU implementation in Amaranth HDL (aka nMigen)☆33Updated last year
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 4 years ago
- PicoRV☆43Updated 5 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated 2 months ago