This repository contains the verilog code files of Single Cycle RISC-V architecture
☆40Dec 5, 2019Updated 6 years ago
Alternatives and similar repositories for SIngle-Cycle-RISC-V-In-Verilog
Users that are interested in SIngle-Cycle-RISC-V-In-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Sep 27, 2022Updated 3 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆20Aug 5, 2023Updated 2 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆82Dec 14, 2023Updated 2 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- A Single Cycle Risc-V 32 bit CPU☆72Jan 14, 2026Updated 4 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A simple RISC-V CPU written in Verilog.☆70Mar 16, 2026Updated 2 months ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 5 years ago
- 108下 計算機組織 Computer Organization 李毅郎☆11Feb 22, 2021Updated 5 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 8 years ago
- ☆14Aug 3, 2021Updated 4 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆148Oct 2, 2025Updated 8 months ago
- 32 bit RISC-V CPU implementation in Verilog☆34Feb 9, 2022Updated 4 years ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆27Mar 3, 2026Updated 3 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Verilog implementation of a simple riscv cpu☆19Oct 28, 2021Updated 4 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Jun 9, 2021Updated 5 years ago
- SDN Controller Test (ONOS, OpenDaylight, RouteFlow, OpenStack-Neutron+ODL, and Etc.....)☆11Aug 29, 2025Updated 9 months ago
- Updated version of the XUP Workshops☆13Aug 10, 2018Updated 7 years ago
- 单周期CPU设计与实现☆14Dec 30, 2022Updated 3 years ago
- ☆21Dec 3, 2025Updated 6 months ago
- Approximate convex decomposition(ACD)☆10Sep 9, 2023Updated 2 years ago
- The game 2048 (for Turbo Pascal, Free Pascal and TMT Pascal)☆17Jul 26, 2022Updated 3 years ago
- 16 bit serial multiplier in SystemVerilog☆13Oct 13, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Reading comprehension based question-answering model for news articles.☆11Jun 22, 2022Updated 3 years ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆18Jul 7, 2021Updated 4 years ago
- Dockerized dev environment for the xv6 os☆10Jan 29, 2023Updated 3 years ago
- kvm performance test suite☆11Jan 9, 2017Updated 9 years ago
- Verilog implementation of a RISC-V core☆139Oct 11, 2018Updated 7 years ago
- Wikipedia article dataset☆12May 10, 2019Updated 7 years ago
- Deep Learning Experiments Motivated from Fastai Course☆14Jan 2, 2019Updated 7 years ago
- [CVPR 2024] Official implementation for "A&B BNN: Add&Bit-Operation-Only Hardware-Friendly Binary Neural Network"☆24Dec 5, 2025Updated 6 months ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆19Sep 16, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Digital Component Design course project.☆20Nov 7, 2018Updated 7 years ago
- 中央氣象局觀測資料查詢系統（CWB Observation Date Inquire System, CODiS）的爬蟲☆11Dec 18, 2018Updated 7 years ago
- Deep Reinforcement Learning for Dialogue Generation using SEQ2SEQ model☆11Feb 23, 2021Updated 5 years ago
- Development using Verilog programing language and Vivado IDE .☆15Dec 14, 2019Updated 6 years ago
- User-Agent Switcher for Chzzk Anti Grid (Chrome Extension)☆35Jul 3, 2025Updated 11 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆29Oct 31, 2021Updated 4 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆38Jul 23, 2023Updated 2 years ago