This repository contains the verilog code files of Single Cycle RISC-V architecture
☆40Dec 5, 2019Updated 6 years ago
Alternatives and similar repositories for SIngle-Cycle-RISC-V-In-Verilog
Users that are interested in SIngle-Cycle-RISC-V-In-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Sep 27, 2022Updated 3 years ago
- Implementation of a RISC-V CPU in Verilog.☆17Mar 2, 2025Updated last year
- A Single Cycle Risc-V 32 bit CPU☆69Jan 14, 2026Updated 2 months ago
- ☆13Aug 3, 2021Updated 4 years ago
- risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog☆11Feb 23, 2023Updated 3 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆38Mar 22, 2019Updated 7 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 8 years ago
- “集合与图论”课程学习与复习资料☆14Nov 11, 2024Updated last year
- Verilog implementation of a simple riscv cpu☆18Oct 28, 2021Updated 4 years ago
- 32 bit RISC-V CPU implementation in Verilog☆34Feb 9, 2022Updated 4 years ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆27Mar 3, 2026Updated last month
- SDN Controller Test (ONOS, OpenDaylight, RouteFlow, OpenStack-Neutron+ODL, and Etc.....)☆11Aug 29, 2025Updated 7 months ago
- This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codeba…☆18May 4, 2024Updated last year
- Updated version of the XUP Workshops☆12Aug 10, 2018Updated 7 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- 单周期CPU设计与实现☆14Dec 30, 2022Updated 3 years ago
- ☆21Dec 3, 2025Updated 4 months ago
- This repository implements a scaled-down LLaMA 2-like model on an ARM Cortex-M3 soft core, with a custom systolic array RTL module for ef…☆13Jun 25, 2025Updated 9 months ago
- Exploring the Ed25519 (FPGA) design space.☆18Nov 23, 2017Updated 8 years ago
- The game 2048 (for Turbo Pascal, Free Pascal and TMT Pascal)☆17Jul 26, 2022Updated 3 years ago
- 16 bit serial multiplier in SystemVerilog☆13Oct 13, 2018Updated 7 years ago
- UART implementation using verilog☆35Feb 14, 2023Updated 3 years ago
- Acceleration of TFHE-based Homomorphic NAND Gate on FPGA☆18Jul 7, 2021Updated 4 years ago
- Elgamal's over Elliptic Curves☆20Dec 22, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting with the flexibility to host WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Cloudways by DigitalOcean.
- Verilog implementation of a RISC-V core☆139Oct 11, 2018Updated 7 years ago
- [CVPR 2024] Official implementation for "A&B BNN: Add&Bit-Operation-Only Hardware-Friendly Binary Neural Network"☆24Dec 5, 2025Updated 4 months ago
- Implementation of Number-theoretic transform(NTT) algorithm on FPGA; 快速数论变换(NTT)的FPGA实现，基为2，有两个并行的蝶形单元☆19Sep 16, 2022Updated 3 years ago
- RV64IMAC modelling using System Verilog HDL☆24Aug 10, 2024Updated last year
- RIVES console emulator☆20Sep 30, 2025Updated 6 months ago
- Development using Verilog programing language and Vivado IDE .☆14Dec 14, 2019Updated 6 years ago
- Quite OK image compression Verilog implementation☆23Nov 27, 2024Updated last year
- User-Agent Switcher for Chzzk Anti Grid (Chrome Extension)☆34Jul 3, 2025Updated 9 months ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆103Jul 4, 2024Updated last year
- Wordpress hosting with auto-scaling on Cloudways • AdFully Managed hosting built for WordPress-powered businesses that need reliable, auto-scalable hosting. Cloudways SafeUpdates now available.
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆28Oct 31, 2021Updated 4 years ago
- Implementation of RISC-V RV32I☆28Aug 30, 2022Updated 3 years ago
- Simple sram controller in verilog.☆36Jun 5, 2016Updated 9 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆26Jul 23, 2023Updated 2 years ago
- Simulating Turing machines for the Busy Beaver game☆13Feb 12, 2022Updated 4 years ago
- A C17 compiler written in Rust☆13Jul 16, 2025Updated 8 months ago
- A neural branch predictor tested using CPU emulator, testing both supervised learning and reinforcement learning (for COS 583: Great Mome…☆15May 17, 2017Updated 8 years ago