This repository contains the verilog code files of Single Cycle RISC-V architecture
☆44Dec 5, 2019Updated 6 years ago
Alternatives and similar repositories for SIngle-Cycle-RISC-V-In-Verilog
Users that are interested in SIngle-Cycle-RISC-V-In-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Single Cycle Risc-V 32 bit CPU☆78Jan 14, 2026Updated 7 months ago
- Single Cycle CPU using the RV32I Base Instruction set☆23Nov 5, 2025Updated 9 months ago
- Single Cycle Processor written in SystemVerilog for executing machine code of RISC-V ISA☆31Apr 23, 2023Updated 3 years ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆21Aug 5, 2023Updated 3 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆88Dec 14, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- UART implementation using verilog☆39Feb 14, 2023Updated 3 years ago
- ☆15Sep 27, 2022Updated 3 years ago
- Pequeno R5 (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32IM ISA.☆158Aug 21, 2026Updated last week
- Implementation of a RISC-V CPU in Verilog.☆18Jun 27, 2026Updated 2 months ago
- 32-bit 5-stage pipelined RISC-V processor in SystemVerilog☆40Oct 29, 2023Updated 2 years ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆61Jan 28, 2025Updated last year
- APB master and slave developed in RTL.☆27Oct 25, 2025Updated 10 months ago
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆31Aug 28, 2024Updated 2 years ago
- Implementation of RISC-V RV32I☆35Aug 30, 2022Updated 4 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 32 bit RISC-V CPU implementation in Verilog☆35Feb 9, 2022Updated 4 years ago
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Router 1x3 design and uvm verification testbach and coverage report☆14Nov 8, 2024Updated last year
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆74May 8, 2021Updated 5 years ago
- A simple RISC-V CPU written in Verilog.☆71Mar 16, 2026Updated 5 months ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- ☆18Aug 8, 2017Updated 9 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆71Jan 30, 2026Updated 7 months ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆66Jul 5, 2024Updated 2 years ago
- This repository contains the design files of RISC-V Pipeline Core☆75May 11, 2023Updated 3 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆40Jul 23, 2023Updated 3 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆213Jan 29, 2024Updated 2 years ago
- 单周期CPU设计与实现☆15Dec 30, 2022Updated 3 years ago
- ☆15Aug 3, 2021Updated 5 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 8 years ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆28Mar 3, 2026Updated 5 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- risc-v 单周期和流水线cpu设计， 基于miniRV-1指令 集，语言verilog☆11Feb 23, 2023Updated 3 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Jun 9, 2021Updated 5 years ago
- Open source ISS and logic RISC-V 32 bit project☆64Jan 20, 2026Updated 7 months ago
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆49Mar 22, 2019Updated 7 years ago
- A program that can losslessly compress and decompress files using Huffman Encoding☆14Dec 19, 2018Updated 7 years ago
- Verification IP for SPI protocol☆21Jul 23, 2020Updated 6 years ago