This repository contains the verilog code files of Single Cycle RISC-V architecture
☆46Dec 5, 2019Updated 6 years ago
Alternatives and similar repositories for SIngle-Cycle-RISC-V-In-Verilog
Users that are interested in SIngle-Cycle-RISC-V-In-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Single Cycle Risc-V 32 bit CPU☆78Jan 14, 2026Updated 8 months ago
- Single Cycle CPU using the RV32I Base Instruction set☆24Nov 5, 2025Updated 10 months ago
- This repository contains the design files of RISC-V Single Cycle Core☆89Dec 14, 2023Updated 2 years ago
- UART implementation using verilog☆38Feb 14, 2023Updated 3 years ago
- ☆15Sep 27, 2022Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A verilog based 5-stage pipelined RISC-V Processor code.☆42Mar 25, 2020Updated 6 years ago
- Pequeno R5 (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32IM ISA.☆160Aug 21, 2026Updated last month
- Implementation of a RISC-V CPU in Verilog.☆19Jun 27, 2026Updated 2 months ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆62Jan 28, 2025Updated last year
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆31Aug 28, 2024Updated 2 years ago
- Implementation of RISC-V RV32I☆35Aug 30, 2022Updated 4 years ago
- 32 bit RISC-V CPU implementation in Verilog☆35Feb 9, 2022Updated 4 years ago
- APB master and slave developed in RTL.☆31Oct 25, 2025Updated 10 months ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A simple RISC-V CPU written in Verilog.☆72Mar 16, 2026Updated 6 months ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- ☆17Aug 8, 2017Updated 9 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- RTL agent team; Harness for Agentic hardware design and verificiation.☆52Aug 23, 2026Updated 3 weeks ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 6 years ago
- ☆21Nov 8, 2025Updated 10 months ago
- This repository contains the design files of RISC-V Pipeline Core☆75May 11, 2023Updated 3 years ago
- Pipeline FFT Implementation in Verilog HDL☆175Apr 14, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆40Jul 23, 2023Updated 3 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆216Jan 29, 2024Updated 2 years ago
- 单周期CPU设计与实现☆15Dec 30, 2022Updated 3 years ago
- 108下 計算機組織 Computer Organization 李毅郎☆12Feb 22, 2021Updated 5 years ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆28Mar 3, 2026Updated 6 months ago
- Open source ISS and logic RISC-V 32 bit project☆64Sep 1, 2026Updated 2 weeks ago
- A program that can losslessly compress and decompress files using Huffman Encoding☆14Dec 19, 2018Updated 7 years ago
- PCIE 5.0 Graduation project (Verification Team)☆107Jan 27, 2024Updated 2 years ago
- Verification IP for SPI protocol☆21Jul 23, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆11Apr 18, 2026Updated 5 months ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆49Mar 22, 2019Updated 7 years ago
- ☆16Mar 27, 2024Updated 2 years ago
- Examples for compiling code using the RISC-V gnu toolchain☆21Jan 3, 2026Updated 8 months ago
- ☆45Jul 20, 2023Updated 3 years ago
- “集合与图论”课程学习与复习资料☆12Nov 11, 2024Updated last year
- This is a detailed SystemVerilog course☆168Mar 4, 2025Updated last year