This repository contains the verilog code files of Single Cycle RISC-V architecture
☆46Dec 5, 2019Updated 6 years ago
Alternatives and similar repositories for SIngle-Cycle-RISC-V-In-Verilog
Users that are interested in SIngle-Cycle-RISC-V-In-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Single Cycle Risc-V 32 bit CPU☆78Jan 14, 2026Updated 8 months ago
- Single Cycle CPU using the RV32I Base Instruction set☆24Nov 5, 2025Updated 11 months ago
- This Repo contains Codes of RTLs for implementation of various circuit designs using Verilog in Xilinx ISE 14.7 and sometimes Modelsim to…☆22Aug 5, 2023Updated 3 years ago
- This repository contains the design files of RISC-V Single Cycle Core☆90Dec 14, 2023Updated 2 years ago
- UART implementation using verilog☆39Feb 14, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆15Sep 27, 2022Updated 4 years ago
- A verilog based 5-stage pipelined RISC-V Processor code.☆43Mar 25, 2020Updated 6 years ago
- Implementation of a RISC-V CPU in Verilog.☆19Jun 27, 2026Updated 3 months ago
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆33Aug 28, 2024Updated 2 years ago
- Implementation of RISC-V RV32I☆36Aug 30, 2022Updated 4 years ago
- 32 bit RISC-V CPU implementation in Verilog☆35Feb 9, 2022Updated 4 years ago
- APB master and slave developed in RTL.☆31Oct 25, 2025Updated 11 months ago
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Router 1x3 design and uvm verification testbach and coverage report☆14Nov 8, 2024Updated last year
- Memory Level Verification of Dual Port RAM using SystemVerilog and Universal Verification Methodology Environments with assertions,functi…☆30Nov 21, 2020Updated 5 years ago
- A simple RISC-V CPU written in Verilog.☆73Mar 16, 2026Updated 6 months ago
- Verilog implementation of a RISC-V core☆152Oct 11, 2018Updated 8 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- RTL agent team; Harness for Agentic hardware design and verificiation.☆56Updated this week
- Single Instruction Multiple Threads GPU Core with textbook Streaming Multi-Processor features☆73Jan 30, 2026Updated 8 months ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆66Jul 5, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 6 years ago
- ☆21Nov 8, 2025Updated 11 months ago
- This repository contains the design files of RISC-V Pipeline Core☆76May 11, 2023Updated 3 years ago
- I am a VLSI enthusiast and I'm going to start my journey of 100 days of RTL.☆40Jul 23, 2023Updated 3 years ago
- 单周期CPU设计与实现☆15Dec 30, 2022Updated 3 years ago
- 108下 計算機組織 Computer Organization 李毅郎☆12Feb 22, 2021Updated 5 years ago
- ☆15Aug 3, 2021Updated 5 years ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆29Mar 3, 2026Updated 7 months ago
- Image Stiching for Panoramic Images☆10May 15, 2013Updated 13 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- risc-v 单周期和流水线cpu设计， 基于miniRV-1指令集，语言verilog☆11Feb 23, 2023Updated 3 years ago
- Open source ISS and logic RISC-V 32 bit project☆64Sep 1, 2026Updated last month
- Verilog implementation of 1024 bit Hybrid Montgomery Multiplication/Exponentiation☆14Nov 28, 2019Updated 6 years ago
- A program that can losslessly compress and decompress files using Huffman Encoding☆14Dec 19, 2018Updated 7 years ago
- RISC-V CPU Core☆453Jun 24, 2025Updated last year
- ☆11Apr 18, 2026Updated 5 months ago
- Verilog digital signal processing components☆195Oct 30, 2022Updated 3 years ago