Router 1x3 design and uvm verification testbach and coverage report
☆12Nov 8, 2024Updated last year
Alternatives and similar repositories for Router1x3
Users that are interested in Router1x3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- ☆15Nov 25, 2024Updated last year
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆50Mar 3, 2024Updated 2 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆107Jul 2, 2023Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A Single Cycle Risc-V 32 bit CPU☆68Jan 14, 2026Updated 2 months ago
- An uvm verification env for ahb2apb bridge☆57Apr 9, 2021Updated 4 years ago
- Describes the best coding practices and guidelines☆11Jan 4, 2024Updated 2 years ago
- A collection of recent open-source math datasets for training and evaluating Math LLMs☆24Dec 8, 2025Updated 3 months ago
- Single Cycle Processor written in SystemVerilog for executing machine code of RISC-V ISA☆29Apr 23, 2023Updated 2 years ago
- Maven Silicon Project☆19Oct 13, 2018Updated 7 years ago
- Verification IP for SPI protocol☆20Jul 23, 2020Updated 5 years ago
- A complete UVM TB for verification of single port 64KB RAM☆17Apr 16, 2021Updated 4 years ago
- RTL Design and Verification☆18Jan 4, 2021Updated 5 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Examples for compiling code using the RISC-V gnu toolchain☆21Jan 3, 2026Updated 2 months ago
- Architectural design of data router in verilog☆33Dec 29, 2019Updated 6 years ago
- AHB-APB Bridge RTL Design☆15Apr 19, 2018Updated 7 years ago
- AHB to APB Bridge VIP☆30Mar 4, 2019Updated 7 years ago
- Neovim example configuration. To help you start in your journey☆268Feb 26, 2026Updated 3 weeks ago
- UVM and System Verilog Manuals☆54Feb 11, 2019Updated 7 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆62Jul 5, 2024Updated last year
- Textbook on system-on-chip design using Arm Cortex-M microcontrollers covering AMBA, peripherals, and embedded software (educational)☆62Jun 16, 2025Updated 9 months ago
- ☆55Jun 19, 2021Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆76Oct 7, 2022Updated 3 years ago
- Open locked doors with a single keypress. Unlock Vehicles doors, also work Judy, Kerry, River, Panam's cars.☆13Jan 14, 2021Updated 5 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆121Dec 17, 2023Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆111Jul 9, 2023Updated 2 years ago
- AMBA bus lecture material☆520Jan 21, 2020Updated 6 years ago
- Novel GUI Based UVM Testbench Template Builder☆151Apr 14, 2021Updated 4 years ago
- Education kit for teaching advanced Arm Cortex-A system-on-chip design on FPGA platforms with lectures and hands-on labs (educational)☆123Oct 7, 2025Updated 5 months ago
- Education kit for teaching introductory Arm-based system-on-chip design on FPGA with lectures and practical labs (educational)☆156Oct 7, 2025Updated 5 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆183Jan 29, 2024Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆239Jul 16, 2023Updated 2 years ago
- Education kit for teaching VLSI fundamentals through practical microprocessor design using industry EDA tools (educational)☆301May 30, 2025Updated 9 months ago
- Education kit for teaching computer architecture with a 5-stage Arm-based Verilog core and hands-on labs (educational)☆300May 30, 2025Updated 9 months ago
- List of awesome semiconductor startups☆714Feb 26, 2026Updated 3 weeks ago
- Play chess via GitHub☆1,143Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,797Mar 13, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,044Jun 27, 2024Updated last year