TheRA1A / Router1x3Links
Router 1x3 design and uvm verification testbach and coverage report
☆13Updated 9 months ago
Alternatives and similar repositories for Router1x3
Users that are interested in Router1x3 are comparing it to the libraries listed below
Sorting:
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆96Updated 2 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆152Updated 5 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆106Updated 8 months ago
- This course walks you through the Linux OS commands and usage.☆19Updated 2 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆124Updated 7 years ago
- VIP for AXI Protocol☆148Updated 3 years ago
- UVM examples and projects☆142Updated 2 months ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆176Updated 7 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆64Updated 2 years ago
- UVM AHB VIP☆87Updated 9 months ago
- General purpose IO port with AXI4-Lite interface☆10Updated 6 months ago
- uvm AXI BFM(bus functional model)☆259Updated 12 years ago
- This is the main repository for all the examples for the book Practical UVM☆201Updated 4 years ago
- Reference examples and short projects using UVM Methodology☆280Updated 3 years ago
- UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC2…☆13Updated 8 months ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆147Updated 7 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 4 years ago
- ☆16Updated last year
- Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog.…☆28Updated 6 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆31Updated last year
- An uvm verification env for ahb2apb bridge☆54Updated 4 years ago
- ☆10Updated last year
- UVM Testbench to verify serial transmission of data between SPI master and slave☆49Updated 5 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆109Updated 11 years ago
- Verification IP for I2C protocol☆48Updated 3 years ago
- 数字IC秋招项目、手撕代码☆37Updated last year
- Novel GUI Based UVM Testbench Template Builder☆141Updated 4 years ago
- AMBA AXI VIP☆417Updated last year
- Architectural design of data router in verilog☆31Updated 5 years ago