Router 1x3 design and uvm verification testbach and coverage report
☆12Nov 8, 2024Updated last year
Alternatives and similar repositories for Router1x3
Users that are interested in Router1x3 are comparing it to the libraries listed below
Sorting:
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 4 years ago
- ☆15Nov 25, 2024Updated last year
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆49Mar 3, 2024Updated 2 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆106Jul 2, 2023Updated 2 years ago
- Describes the best coding practices and guidelines☆11Jan 4, 2024Updated 2 years ago
- An uvm verification env for ahb2apb bridge☆58Apr 9, 2021Updated 4 years ago
- A Single Cycle Risc-V 32 bit CPU☆68Jan 14, 2026Updated last month
- A collection of recent open-source math datasets for training and evaluating Math LLMs☆23Dec 8, 2025Updated 2 months ago
- A complete UVM TB for verification of single port 64KB RAM☆17Apr 16, 2021Updated 4 years ago
- RTL Design and Verification☆18Jan 4, 2021Updated 5 years ago
- Single Cycle Processor written in SystemVerilog for executing machine code of RISC-V ISA☆29Apr 23, 2023Updated 2 years ago
- Maven Silicon Project☆20Oct 13, 2018Updated 7 years ago
- AHB-APB Bridge RTL Design☆16Apr 19, 2018Updated 7 years ago
- Verification IP for SPI protocol☆20Jul 23, 2020Updated 5 years ago
- Examples for compiling code using the RISC-V gnu toolchain☆21Jan 3, 2026Updated 2 months ago
- Architectural design of data router in verilog☆33Dec 29, 2019Updated 6 years ago
- AHB to APB Bridge VIP☆31Mar 4, 2019Updated 7 years ago
- UVM and System Verilog Manuals☆49Feb 11, 2019Updated 7 years ago
- ☆55Jun 19, 2021Updated 4 years ago
- A textbook on understanding system on chip design☆61Jun 16, 2025Updated 8 months ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆59Jul 5, 2024Updated last year
- Open locked doors with a single keypress. Unlock Vehicles doors, also work Judy, Kerry, River, Panam's cars.☆13Jan 14, 2021Updated 5 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆76Oct 7, 2022Updated 3 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆110Jul 9, 2023Updated 2 years ago
- Neovim example configuration. To help you start in your journey☆264Updated this week
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆120Dec 17, 2023Updated 2 years ago
- AMBA bus lecture material☆512Jan 21, 2020Updated 6 years ago
- Design, implement, and test an Arm Cortex-A-based SoCs on FPGA hardware using functional specifications, standard hardware description an…☆122Oct 7, 2025Updated 4 months ago
- Novel GUI Based UVM Testbench Template Builder☆150Apr 14, 2021Updated 4 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆155Oct 7, 2025Updated 4 months ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆181Jan 29, 2024Updated 2 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆237Jul 16, 2023Updated 2 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆299May 30, 2025Updated 9 months ago
- Gain an understanding of the fundamental topics and concepts of computer architecture including the application of these with modern Arm …☆300May 30, 2025Updated 9 months ago
- List of awesome semiconductor startups☆711Feb 26, 2026Updated last week
- Play chess via GitHub☆1,138Updated this week
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,776Dec 22, 2025Updated 2 months ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year