Router 1x3 design and uvm verification testbach and coverage report
☆14Nov 8, 2024Updated last year
Alternatives and similar repositories for Router1x3
Users that are interested in Router1x3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆59Mar 3, 2024Updated 2 years ago
- Router 1 x 3 verilog implementation☆15Sep 5, 2021Updated 5 years ago
- ☆15Apr 11, 2026Updated 5 months ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆120Jul 2, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An uvm verification env for ahb2apb bridge☆58Apr 9, 2021Updated 5 years ago
- A Single Cycle Risc-V 32 bit CPU☆78Jan 14, 2026Updated 8 months ago
- Maven Silicon Project☆20Oct 13, 2018Updated 7 years ago
- Describes the best coding practices and guidelines☆11Jan 4, 2024Updated 2 years ago
- APB verification using UVM☆15Sep 7, 2026Updated 2 weeks ago
- RTL Design and Verification☆23Jan 4, 2021Updated 5 years ago
- Verification IP for SPI protocol☆21Jul 23, 2020Updated 6 years ago
- Examples for compiling code using the RISC-V gnu toolchain☆21Jan 3, 2026Updated 8 months ago
- Architectural design of data router in verilog☆33Dec 29, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Single Cycle Processor written in SystemVerilog for executing machine code of RISC-V ISA☆32Apr 23, 2023Updated 3 years ago
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- AHB-APB Bridge RTL Design☆16Apr 19, 2018Updated 8 years ago
- AHB to APB Bridge VIP☆30Mar 4, 2019Updated 7 years ago
- A collection of recent open-source math datasets for training and evaluating Math LLMs☆34Apr 26, 2026Updated 4 months ago
- This repository contains the verilog code files of Single Cycle RISC-V architecture☆46Dec 5, 2019Updated 6 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆216Jan 29, 2024Updated 2 years ago
- Neovim example configuration. To help you start in your journey☆276May 16, 2026Updated 4 months ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆66Jul 5, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- UVM and System Verilog Manuals☆58Feb 11, 2019Updated 7 years ago
- ☆58Jun 19, 2021Updated 5 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆84Oct 7, 2022Updated 3 years ago
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆135Dec 17, 2023Updated 2 years ago
- Open locked doors with a single keypress. Unlock Vehicles doors, also work Judy, Kerry, River, Panam's cars.☆13Jan 14, 2021Updated 5 years ago
- Textbook on system-on-chip design using Arm Cortex-M microcontrollers covering AMBA, peripherals, and embedded software (educational)☆77Jun 16, 2025Updated last year
- Novel GUI Based UVM Testbench Template Builder☆156Apr 14, 2021Updated 5 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆130Jul 9, 2023Updated 3 years ago
- AMBA bus lecture material☆554Jan 21, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Education kit for teaching advanced Arm Cortex-A system-on-chip design on FPGA platforms with lectures and hands-on labs (educational)☆131Oct 7, 2025Updated 11 months ago
- Education kit for teaching introductory Arm-based system-on-chip design on FPGA with lectures and practical labs (educational)☆171Oct 7, 2025Updated 11 months ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆248Jul 16, 2023Updated 3 years ago
- A modern and easy-to-use client for Ollama☆255Jun 6, 2024Updated 2 years ago
- Education kit for teaching VLSI fundamentals through practical microprocessor design using industry EDA tools (educational)☆364May 30, 2025Updated last year
- Education kit for teaching computer architecture with a 5-stage Arm-based Verilog core and hands-on labs (educational)☆337Mar 23, 2026Updated 6 months ago
- List of awesome semiconductor startups☆776Sep 2, 2026Updated 3 weeks ago