Alternatives and similar repositories for RiverRaidFPGA:

Users that are interested in RiverRaidFPGA are comparing it to the libraries listed below

• stcmtk / fpga-webinar-2020
  ☆23Updated 4 years ago
• montedalrymple / yrv
  Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
  ☆17Updated 3 years ago
• zhelnio / ddec
  Digital Design Express Course
  ☆18Updated 5 years ago
• johan92 / verilog-coding-style
  Verilog (SystemVerilog) coding style
  ☆41Updated 6 years ago
• PavlenkoG / ECP5_PCIE_Analyzer
  ☆14Updated last year
• MIPSfpga / digital-design-lab-manual
  Digital Design Labs
  ☆24Updated 6 years ago
• miet-mpsu-dsp / labs
  Лабораторные работы по ЦОС (python)
  ☆8Updated 9 months ago
• MIPT-ILab / ca-lectures
  Lectures on Computer Architecture
  ☆12Updated 2 years ago
• viktor-prutyanov / drec-fpga-intro
  Материалы для курсов "Введение в проектирование на языке Verilog" (2024+), "Введение в FPGA и Verilog" (2018-2019)
  ☆93Updated 2 months ago
• johan92 / yafpgatetris
  Yet Another Tetris on FPGA Implementation
  ☆38Updated 3 years ago
• marsohod4you / Amber-Marsohod2
  Port of Amber ARM Core project to Marsohod2 platform
  ☆12Updated 5 years ago
• RomeoMe5 / DDLM
  Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)
  ☆54Updated last year
• yuri-panchul / yrv-plus
  Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
  ☆25Updated last year
• NickolayTernovoy / risc-v_awesome_list
  ☆48Updated 3 years ago
• Dmitriy0111 / nanoFOX
  A small RISC-V core (SystemVerilog)
  ☆31Updated 5 years ago
• Des333 / soc-fpga2sdram-test
  Testing FPGA2SDRAM interface on Altera Cyclone V SoC
  ☆13Updated 9 years ago
• mattvenn / crap-o-scope
  crap-o-scope scope implementation for icestick
  ☆20Updated 6 years ago
• marsohod4you / btc-fpga-miner
  FPGA miner on Marsohod3 board with Altera/Intel MAX10 FPGA chip, 50K LEs
  ☆24Updated 4 years ago
• mkravch / fpga_lessons
  ☆23Updated last week
• wd5gnr / verifla
  Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm
  ☆32Updated 6 years ago
• DigitalDesignSchool / ce2020labs
  ChipEXPO 2020 Digital Design School Labs
  ☆36Updated 2 years ago
• xobs / lxbuildenv
  Simplified environment for litex
  ☆14Updated 4 years ago
• merledu / symbiflow-magic
  This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.
  ☆10Updated 3 years ago
• alangarf / tm1638-verilog
  A basic verilog driver for the TM1638 LED and key matrix chip
  ☆17Updated 7 years ago
• tinyvision-ai-inc / UPduino-v2.1
  UPduino
  ☆26Updated 4 years ago
• ZipCPU / zbasic
  A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems
  ☆43Updated 2 years ago
• mattvenn / understanding-tinyfpga-bootloader
  understanding the tinyfpga bootloader
  ☆24Updated 6 years ago
• iDoka / mastering-fpgasic-book
  Mastering FPGASIC Book
  ☆18Updated 3 years ago
• aniketnk / circular-queue-verilog
  Implementation of a circular queue in hardware using verilog.
  ☆16Updated 5 years ago
• gtjennings1 / UPDuino-LH154Q01-Display
  Design to connect Lattice Ultraplus FPGA to LH154Q01 Display
  ☆28Updated 6 years ago