This project is focused on the design and verification of digital logic circuits, particularly targeting chip design using Verilog, SystemVerilog, and SVA. The main objectives included designing modules compliant with industry standards such as APB (Advanced Peripheral Bus), memory systems, and systolic matrix multiplication.
☆17Jun 26, 2024Updated 2 years ago
Alternatives and similar repositories for Matrix-Multiplication-Using-Systolic-Arrays-Chip-Design-and-Verification
Users that are interested in Matrix-Multiplication-Using-Systolic-Arrays-Chip-Design-and-Verification are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A 4x4 Weight Stationary Systolic Array Implementation☆15Oct 16, 2023Updated 3 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- 24bit CPU with integrated GPU made in Logisim☆15Mar 3, 2026Updated 7 months ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆21May 26, 2021Updated 5 years ago
- ☆12Jun 18, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆31Aug 8, 2020Updated 6 years ago
- ☆14Nov 13, 2022Updated 3 years ago
- Implementation of PSO Algorithm to Optimize SVM☆11May 18, 2019Updated 7 years ago
- Learning Machine Learning with TensorFlow☆10Feb 20, 2017Updated 9 years ago
- 2D Systolic Array Multiplier☆36Aug 22, 2026Updated 2 months ago
- This repo contains a parameterizable TPU-like design (in Verilog) that will be overlayed onto an FPGA (probably PYNQ). We plan to add thi…☆15Jul 17, 2022Updated 4 years ago
- A python-based transactional level model for a Eyeriss as a systolic array☆10Dec 19, 2018Updated 7 years ago
- Personal Project, Implementation of tinyNPU☆13Oct 14, 2024Updated 2 years ago
- ☆18Apr 7, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆10Nov 4, 2022Updated 3 years ago
- I took this course as an elective in my 5th semester. This repository contains all the assignments, lecture slides, books and notes relat…☆14Mar 15, 2020Updated 6 years ago
- ☆10Feb 8, 2023Updated 3 years ago
- ☆14Jun 9, 2026Updated 4 months ago
- An example Hardware Processing Engine☆12Feb 4, 2023Updated 3 years ago
- ☆12Nov 14, 2023Updated 2 years ago
- ☆13Jan 9, 2023Updated 3 years ago
- ☆19Apr 7, 2026Updated 6 months ago
- A convolutional autoencoder for feature extraction, with an SVM for image classification.☆10Jan 30, 2019Updated 7 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- eXP-RAN - an Emulator for Gaining Experience with Radio Access Networks, Edge Computing, and Slicing☆18Nov 14, 2022Updated 3 years ago
- The Verilog model for SRAM IS61WV102416 chip with timings☆10Mar 14, 2015Updated 11 years ago
- Memory Compiler Tutorial☆15Oct 7, 2020Updated 6 years ago
- ☆15Aug 10, 2023Updated 3 years ago
- Self implementation of course projects for Computer Architecture 2022 Spring☆11Sep 17, 2022Updated 4 years ago
- LLM-aided Hardware Design and Verification☆44Oct 19, 2026Updated last week
- 卷积神经网络提取特征并用于SVM//www.cnblogs.com/chuxiuhong/p/6132814.html☆16May 10, 2018Updated 8 years ago
- RESP(REdis Serialization Protocol) C++ Implementation☆17Sep 21, 2016Updated 10 years ago
- My Solutions to Nomura's GM Quant Challenge 2022☆14Jun 28, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- A complete UVM TB for verification of single port 64KB RAM☆18Apr 16, 2021Updated 5 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆181Mar 5, 2025Updated last year
- Coarse Grained Reconfigurable Arrays with Chisel3☆11Jul 1, 2024Updated 2 years ago
- Repository for compilation and cycle-accurate simulator for scale-out systolic arrays☆16Jan 4, 2023Updated 3 years ago
- 使用LDA+SVM进行文本的分类☆21Jul 23, 2017Updated 9 years ago
- FPGA systolic array AI engine☆38Jan 2, 2026Updated 9 months ago
- ☆18Oct 21, 2026Updated last week