☆33Dec 11, 2025Updated 2 months ago
Alternatives and similar repositories for Chiplet_Heterogeneous_newVersion
Users that are interested in Chiplet_Heterogeneous_newVersion are comparing it to the libraries listed below
Sorting:
- ☆38Jun 4, 2024Updated last year
- A list of our chiplet simulaters☆48Jun 22, 2025Updated 8 months ago
- ☆14Oct 11, 2024Updated last year
- ☆40Jun 30, 2025Updated 8 months ago
- ☆28Aug 4, 2025Updated 6 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆74Jul 25, 2025Updated 7 months ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Apr 4, 2024Updated last year
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆36May 19, 2022Updated 3 years ago
- Gem5 with PCI Express integrated.☆23Sep 29, 2018Updated 7 years ago
- ☆59Jun 3, 2025Updated 8 months ago
- Cheddar: A Swift Fully Homomorphic Encryption (FHE) GPU Library☆48Jan 14, 2026Updated last month
- PyTorchSim is a Comprehensive, Fast, and Accurate NPU Simulation Framework☆91Updated this week
- LLMServingSim 2.0: A Unified Simulator for Heterogeneous and Disaggregated LLM Serving Infrastructure☆177Updated this week
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆89Apr 26, 2025Updated 10 months ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆53Sep 1, 2025Updated 5 months ago
- The Sniper Multi-Core Simulator☆165Oct 18, 2025Updated 4 months ago
- hadoop 的 docker 集群配置☆11Jun 8, 2024Updated last year
- MICRO 2023 Evaluation Artifact for TeAAL☆10Oct 26, 2023Updated 2 years ago
- Arche is a Greek word with primary senses "beginning". The repository defines a framework for technology mapping of emerging technologies…☆11May 15, 2020Updated 5 years ago
- ☆10Jan 11, 2024Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆109Apr 28, 2025Updated 10 months ago
- ☆11Mar 22, 2022Updated 3 years ago
- [TVLSI 2025] ACiM Inference Simulation Framework in "ASiM: Modeling and Analyzing Inference Accuracy of SRAM-Based Analog CiM Circuits"☆27Sep 9, 2025Updated 5 months ago
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆11Apr 21, 2023Updated 2 years ago
- DeepGate3 for ICCAD2024☆13May 26, 2025Updated 9 months ago
- ☆14Aug 18, 2025Updated 6 months ago
- 在线登录注册（android客户端+javaweb服务端+腾讯云服务器+腾讯云数据库）☆10Nov 11, 2020Updated 5 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Jan 23, 2020Updated 6 years ago
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆13Jun 7, 2025Updated 8 months ago
- Minimal TPU implementation with 8x8 systolic array and PyTorch integration☆40Jan 26, 2026Updated last month
- 不围棋c语言实现，大一大作业，关键算法是判断围棋中的气☆10Aug 14, 2020Updated 5 years ago
- A straightforward (complete) sample of how to implement AES-GCM by using Linux crypto API at kernel side☆12Oct 6, 2022Updated 3 years ago
- ☆11Jun 11, 2021Updated 4 years ago
- ☆12Apr 6, 2025Updated 10 months ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Jan 6, 2023Updated 3 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Jul 28, 2017Updated 8 years ago
- FHE (CKKS, TFHE) end-to-end applications: HELR (logistic regression), ResNet-20, LSTM (RNN), bitonic sorting, DeepCNN-x☆16Aug 14, 2024Updated last year
- A repository for the 10th Grade Research Project Constructing a Quantum Optical Convolutional Neural Network (QOCNN) and providing script…☆13Apr 11, 2023Updated 2 years ago
- Automatically exported from code.google.com/p/tpzsimul☆12Jul 7, 2015Updated 10 years ago