FCAS-LAB / Chiplet_Heterogeneous_newVersion
☆19Updated last week
Alternatives and similar repositories for Chiplet_Heterogeneous_newVersion:
Users that are interested in Chiplet_Heterogeneous_newVersion are comparing it to the libraries listed below
- A list of our chiplet simulaters☆32Updated last week
- ☆29Updated 10 months ago
- ☆48Updated 2 weeks ago
- A comprehensive tool that allows for system-level performance estimation of chiplet-based In-Memory computing (IMC) architectures.☆21Updated 9 months ago
- ☆29Updated 3 months ago
- ☆26Updated 5 months ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆36Updated 2 years ago
- ☆27Updated 3 years ago
- The open-sourced version of BOOM-Explorer☆39Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆72Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆20Updated 11 months ago
- ☆28Updated 4 months ago
- ☆16Updated 11 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆49Updated 4 months ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆63Updated last year
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆12Updated 2 months ago
- An Open-Source Tool for CGRA Accelerators☆61Updated 3 months ago
- ☆13Updated last year
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆48Updated 2 weeks ago
- Scalable In-Memory Acceleration With Mesh: Device, Circuits, Architecture, and Algorithm☆12Updated 4 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆56Updated 3 years ago
- This is a python repo for flattening Verilog☆16Updated 3 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated last month
- A toolchain for rapid design space exploration of chiplet architectures☆45Updated 3 weeks ago
- ☆39Updated 9 months ago
- ☆25Updated 11 months ago