A parallel and distributed simulator for thousand-core chips
☆27Apr 10, 2018Updated 8 years ago
Alternatives and similar repositories for primesim
Users that are interested in primesim are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ordspecsim: The Swarm architecture simulator☆25Feb 15, 2023Updated 3 years ago
- Linux Kernel for OpenPiton☆36Aug 2, 2022Updated 3 years ago
- this is a repository based on gem5 and aims to be modified for CXL☆29Jul 29, 2023Updated 2 years ago
- Nebula: Deep Neural Network Benchmarks in C++☆13Jan 2, 2025Updated last year
- A formalization of the RVWMO (RISC-V) memory model☆37Jun 23, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This simulator models multi core systems with primary focus on the memory hierarchy. It models a trace-based out-of-order core frontend a…☆12Feb 12, 2016Updated 10 years ago
- A fast and scalable x86-64 multicore simulator☆31Mar 16, 2021Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆54Apr 19, 2026Updated 2 weeks ago
- Atlas: Programming for Persistent Memory☆77Nov 22, 2020Updated 5 years ago
- open-source SDKs for the SCR1 core☆78Nov 15, 2024Updated last year
- Analog and RF blocks on Skywaters 130nm☆11Jul 30, 2022Updated 3 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆17Feb 23, 2026Updated 2 months ago
- Gem5 with PCI Express integrated.☆23Sep 29, 2018Updated 7 years ago
- A C version of Branch Predictor Simulator☆17Jul 10, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆33Nov 25, 2022Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Sep 3, 2021Updated 4 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆53Jan 2, 2025Updated last year
- ☆44Jan 26, 2020Updated 6 years ago
- NoC simulation using gem5 (a simple tul)☆14Mar 23, 2024Updated 2 years ago
- Nix derivations for EDA tools☆12Nov 19, 2025Updated 5 months ago
- Contains commonly used UVM components (agents, environments and tests).☆33Aug 17, 2018Updated 7 years ago
- A fast and scalable x86-64 multicore simulator☆392Nov 27, 2023Updated 2 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆53Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Algorithmic C Machine Learning Library☆29Jan 6, 2026Updated 3 months ago
- A list of our chiplet simulaters☆49Jun 22, 2025Updated 10 months ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆33Jun 30, 2021Updated 4 years ago
- Modular, flexible, cross-platform workload profiling and characterization☆13Mar 1, 2021Updated 5 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Jul 1, 2021Updated 4 years ago
- Parasitic capacitance analysis of foundry metal stackups☆17Jan 12, 2026Updated 3 months ago
- Makes GNOME's topbar's background gradient.☆11Feb 7, 2026Updated 2 months ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆60Sep 30, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Icarus SIMBUS☆21Nov 6, 2019Updated 6 years ago
- A Write-friendly and Cache-optimized Hashing Scheme for Non-volatile Memory Systems (MSST 2017, TPDS 2018)☆30Apr 11, 2018Updated 8 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆218Aug 8, 2020Updated 5 years ago
- Portable C Compiler (CVS mirror)☆12Apr 9, 2012Updated 14 years ago
- This simulator models multi core systems, intended primarily for studies on main memory management techniques. It models a trace-based ou…☆12Jan 18, 2016Updated 10 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Jul 17, 2023Updated 2 years ago