PrincetonUniversity / primesim
A parallel and distributed simulator for thousand-core chips
☆24Updated 7 years ago
Alternatives and similar repositories for primesim:
Users that are interested in primesim are comparing it to the libraries listed below
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- A multi-banked non-blocking cache that handles efficiently thousands of outstanding misses, especially suited for bandwidth-bound latency…☆19Updated 4 years ago
- ☆15Updated 4 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated last year
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆23Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated last week
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆65Updated last year
- ☆91Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- The OpenPiton Platform☆28Updated last year
- Template for projects using the Hwacha data-parallel accelerator☆34Updated 4 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆12Updated 4 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆11Updated 7 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Spike with a coherence supported cache model☆13Updated 9 months ago
- ☆19Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated last week
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 5 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 years ago
- Workshop on Computer Architecture Research with RISC-V (CARRV)☆39Updated 5 months ago
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆22Updated 4 years ago