Elrori / Delta-sigma-ADC-verilogLinks
Delta-sigma ADC,PDM audio FPGA Implementation
☆73Updated 3 years ago
Alternatives and similar repositories for Delta-sigma-ADC-verilog
Users that are interested in Delta-sigma-ADC-verilog are comparing it to the libraries listed below
Sorting:
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆59Updated 3 years ago
- FPGA Technology Exchange Group相关文件管理☆54Updated last month
- USB 2.0 Device IP Core☆72Updated 8 years ago
- configurable cordic core in verilog☆53Updated 11 years ago
- Audio controller (I2S, SPDIF, DAC)☆91Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆46Updated 4 years ago
- 【例程】国产高云FPGA 开发板及其工程☆39Updated last year
- JESD204b modules in VHDL☆30Updated 6 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆69Updated 3 weeks ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆80Updated last year
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆53Updated 4 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆67Updated 4 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- AD7606 driver verilog☆44Updated 6 years ago
- ☆31Updated 6 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆77Updated 4 years ago
- Verilog SPI master and slave☆62Updated 9 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆76Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆112Updated last year
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆66Updated 10 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 4 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆98Updated last year
- FPGA 同步FIFO与异步FIFO☆32Updated 6 years ago
- Gigabit Ethernet UDP communication driver☆80Updated 6 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆39Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC☆26Updated 7 years ago