Elrori / Delta-sigma-ADC-verilog
Delta-sigma ADC,PDM audio FPGA Implementation
☆65Updated 2 years ago
Related projects: ⓘ
- FPGA Technology Exchange Group相关文件管理☆38Updated 9 months ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆44Updated last year
- configurable cordic core in verilog☆41Updated 10 years ago
- AD7606 driver verilog☆35Updated 5 years ago
- USB 2.0 Device IP Core☆49Updated 6 years ago
- I2C Master and Slave☆28Updated 9 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆49Updated 2 years ago
- ☆28Updated 4 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆40Updated 2 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆49Updated 2 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆47Updated 3 years ago
- Must-have verilog systemverilog modules☆23Updated 2 years ago
- Project: Precise Measure of time delays in FPGA☆25Updated 7 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆35Updated 3 years ago
- Design and implementation of an 8-bit SAR (Successive Approximation Register) ADC☆20Updated 6 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆16Updated 9 months ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 2 years ago
- JESD204b modules in VHDL☆28Updated 5 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆29Updated 4 years ago
- Audio controller (I2S, SPDIF, DAC)☆77Updated 5 years ago
- Interface Protocol in Verilog☆47Updated 5 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆34Updated 3 years ago
- ☆23Updated this week
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆25Updated 3 years ago
- FPGA implementation of a CDR targeting a Xilinx Kintex-7 for data rates up to 250 MHz☆14Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆70Updated 3 years ago
- RTL Verilog library for various DSP modules☆80Updated 2 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆56Updated 9 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆28Updated 4 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆72Updated 3 years ago