Elrori / Delta-sigma-ADC-verilogView external linksLinks
Delta-sigma ADC,PDM audio FPGA Implementation
☆74Jun 16, 2022Updated 3 years ago
Alternatives and similar repositories for Delta-sigma-ADC-verilog
Users that are interested in Delta-sigma-ADC-verilog are comparing it to the libraries listed below
Sorting:
- Explanation of FPGA code for 8 PDM microphones in Matrix Creator☆16Nov 9, 2020Updated 5 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆78Apr 11, 2022Updated 3 years ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆15Dec 19, 2017Updated 8 years ago
- Audio controller (I2S, SPDIF, DAC)☆94Sep 1, 2019Updated 6 years ago
- OV7670 (Verilog HDL)Drive for FPGA☆18Mar 4, 2019Updated 6 years ago
- SERDES-based TDC core for Spartan-6☆18Aug 2, 2012Updated 13 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- FIR filter implementation☆29Mar 19, 2020Updated 5 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆24May 13, 2023Updated 2 years ago
- ☆20Aug 22, 2022Updated 3 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆62Jan 12, 2021Updated 5 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆39Dec 2, 2018Updated 7 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆22Feb 16, 2022Updated 4 years ago
- FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013☆18Jan 4, 2014Updated 12 years ago
- Reference HDL code for the MATRIX Creator's Spartan 6 FPGA☆28Jan 15, 2020Updated 6 years ago
- FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic …☆16Mar 15, 2021Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46May 20, 2021Updated 4 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC☆39Jun 13, 2023Updated 2 years ago
- Matrix Multiplication in Hardware☆16Jun 3, 2020Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- Simple mono FM Radio.☆50Jun 24, 2016Updated 9 years ago
- ☆21Mar 9, 2021Updated 4 years ago
- Verification IP for SPI protocol☆20Jul 23, 2020Updated 5 years ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆10Jul 10, 2019Updated 6 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Digital FM Radio Receiver for FPGA☆64Dec 26, 2015Updated 10 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Oct 16, 2017Updated 8 years ago
- DDR4 Simulation Project in System Verilog☆44Aug 18, 2014Updated 11 years ago
- FIR implemention with Verilog☆50May 18, 2019Updated 6 years ago
- RTL Verilog library for various DSP modules☆94Feb 17, 2022Updated 4 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Feb 10, 2026Updated last week
- ☆10Aug 15, 2019Updated 6 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Delta Sigma DAC FPGA☆47Feb 21, 2025Updated 11 months ago
- LMS sound filtering by Verilog☆43Apr 5, 2020Updated 5 years ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆76Jun 7, 2012Updated 13 years ago
- Collection of miscellaneous tools for PDM signals generation, acquisition and decoding☆45Nov 22, 2019Updated 6 years ago