dawsonjon / FPGA-radio
Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC
☆95Updated 8 years ago
Alternatives and similar repositories for FPGA-radio:
Users that are interested in FPGA-radio are comparing it to the libraries listed below
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆112Updated 4 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆105Updated 4 years ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆88Updated 2 years ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆56Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆44Updated 3 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆74Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆83Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated last year
- Extensible FPGA control platform☆59Updated last year
- A basic Soft(Gate)ware Defined Radio architecture☆82Updated last year
- i2s core, with support for both transmit and receive☆29Updated 6 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆63Updated 3 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆41Updated 3 years ago
- A collection of demonstration digital filters☆149Updated last year
- assorted library of utility cores for amaranth HDL☆87Updated 7 months ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆67Updated 7 years ago
- VHDL Modules☆24Updated 10 years ago
- Verilog digital signal processing components☆133Updated 2 years ago
- Skeletal repository for GNU Radio WBFM implementation on Pynq board☆13Updated 7 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- ☆41Updated last year
- A configurable C++ generator of pipelined Verilog FFT cores☆237Updated last year
- FPGA based transmitter☆94Updated 8 years ago
- AD9361 based USB3 SDR☆107Updated 7 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆70Updated 10 months ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- Nitro USB FPGA core☆84Updated last year
- A collection of phase locked loop (PLL) related projects☆105Updated last year