dawsonjon / FPGA-radioLinks
Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC
☆112Updated 9 years ago
Alternatives and similar repositories for FPGA-radio
Users that are interested in FPGA-radio are comparing it to the libraries listed below
Sorting:
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆125Updated 4 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated last year
- Digital FM Radio Receiver for FPGA☆63Updated 10 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆77Updated 3 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆107Updated 5 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆67Updated last year
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 6 months ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- A series of CORDIC related projects☆120Updated last year
- A collection of demonstration digital filters☆162Updated last year
- A collection of phase locked loop (PLL) related projects☆115Updated last year
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆120Updated 5 months ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- DPLL for phase-locking to 1PPS signal☆34Updated 9 years ago
- Delta Sigma DAC FPGA☆45Updated 10 months ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆45Updated 4 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆251Updated last year
- Extensible FPGA control platform☆61Updated 2 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆186Updated last year
- Audio controller (I2S, SPDIF, DAC)☆91Updated 6 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆96Updated 5 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- FPGA based transmitter☆99Updated 8 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆100Updated this week