dawsonjon / FPGA-radioLinks
Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC
☆109Updated 8 years ago
Alternatives and similar repositories for FPGA-radio
Users that are interested in FPGA-radio are comparing it to the libraries listed below
Sorting:
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆116Updated 4 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆93Updated last year
- Digital FM Radio Receiver for FPGA☆62Updated 9 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆106Updated 5 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆88Updated 2 years ago
- FPGA based transmitter☆99Updated 8 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆108Updated last year
- A series of CORDIC related projects☆110Updated 9 months ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆72Updated 3 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 2 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆69Updated 7 years ago
- A collection of demonstration digital filters☆155Updated last year
- Digital Interpolation Techniques Applied to Digital Signal Processing☆62Updated last year
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆87Updated 2 months ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆44Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆64Updated last week
- DPLL for phase-locking to 1PPS signal☆32Updated 9 years ago
- RTL implementation of components for DVB-S2☆121Updated 2 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆246Updated last year
- ☆29Updated 4 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago