dawsonjon / FPGA-radio
Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC
☆84Updated 8 years ago
Related projects ⓘ
Alternatives and complementary repositories for FPGA-radio
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆106Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 7 months ago
- ☆40Updated 8 months ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆98Updated 4 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆74Updated 10 months ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆80Updated 2 years ago
- FPGA based transmitter☆91Updated 7 years ago
- RTL implementation of components for DVB-S2☆111Updated last year
- AD9361 based USB3 SDR☆98Updated 7 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆72Updated 4 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆52Updated 3 years ago
- Digital FM Radio Receiver for FPGA☆60Updated 8 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆55Updated 2 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆221Updated 7 months ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆41Updated 3 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆77Updated last year
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆70Updated 3 years ago
- A collection of demonstration digital filters☆140Updated 10 months ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆64Updated 7 years ago
- A collection of phase locked loop (PLL) related projects☆99Updated 10 months ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆33Updated 3 years ago
- VHDL Modules☆23Updated 9 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆54Updated 4 months ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆49Updated 2 weeks ago
- Basic USB 1.1 Host Controller for small FPGAs☆85Updated 4 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆42Updated 9 years ago
- Small footprint and configurable JESD204B core☆40Updated last month
- A series of CORDIC related projects☆93Updated last week
- JESD204b modules in VHDL☆29Updated 5 years ago