dawsonjon / FPGA-radioLinks
Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC
☆111Updated 9 years ago
Alternatives and similar repositories for FPGA-radio
Users that are interested in FPGA-radio are comparing it to the libraries listed below
Sorting:
- A basic Soft(Gate)ware Defined Radio architecture☆98Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆122Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆107Updated 5 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- PYNQ-Z1 + AD936X openwifi capable SDR platform☆117Updated 4 months ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- Digital Interpolation Techniques Applied to Digital Signal Processing☆65Updated last year
- FPGA based transmitter☆99Updated 8 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated this week
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 4 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆76Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆112Updated last year
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆45Updated 4 years ago
- A collection of demonstration digital filters☆156Updated last year
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆185Updated last year
- A configurable C++ generator of pipelined Verilog FFT cores☆250Updated last year
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 7 years ago
- Nitro USB FPGA core☆85Updated last year
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆59Updated 4 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- Projects published on controlpaths.com and hackster.io☆42Updated 3 years ago