Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC
☆128Oct 18, 2016Updated 9 years ago
Alternatives and similar repositories for FPGA-radio
Users that are interested in FPGA-radio are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA based transmitter☆108Apr 14, 2017Updated 9 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Feb 16, 2022Updated 4 years ago
- Software Defined Radio receiver in Marsohod2 Altera Cyclone III board☆51May 3, 2016Updated 10 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆48May 20, 2021Updated 5 years ago
- Bluetooth PHY based on one-bit input and output☆246Apr 11, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆78Sep 14, 2021Updated 4 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- ☆19Oct 5, 2024Updated last year
- Cost Effective HF transceiver based on max1000 FPGA module☆38Apr 7, 2021Updated 5 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆68Jan 12, 2021Updated 5 years ago
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- ☆10Nov 6, 2018Updated 7 years ago
- Digital FM Radio Receiver for FPGA☆67Dec 26, 2015Updated 10 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆76Jun 16, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Groundhog - Serial ATA Host Bus Adapter☆24Jun 10, 2018Updated 8 years ago
- Python code translations for the book Collins, Travis F., Robin Getz, Di Pu, Alexander M. Wyglinski: Software-Defined Radio for Engineers☆16Mar 29, 2020Updated 6 years ago
- Verilog implementation of a ultrasonic radar☆20Jan 7, 2018Updated 8 years ago
- APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS☆32Mar 9, 2023Updated 3 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆110May 21, 2020Updated 6 years ago
- FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013☆18Jan 4, 2014Updated 12 years ago
- ☆17Apr 7, 2022Updated 4 years ago
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆11Nov 6, 2024Updated last year
- Program to scan for malicious FPGA designs.☆17Mar 20, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- FPGA Design Suite based on C to Verilog design flow.☆250Apr 5, 2019Updated 7 years ago
- Open Source SSD Controller. NVMe and Lightstor variants☆17May 21, 2014Updated 12 years ago
- ☆17Jul 29, 2022Updated 4 years ago
- ☆10Sep 26, 2023Updated 2 years ago
- Demo SoC☆10Oct 17, 2023Updated 2 years ago
- WebWSPR is a WSPR program for SBCs or Linux PCs which uses a web browser as GUI☆24Apr 23, 2020Updated 6 years ago
- HDL and software samples for interfacing the XEM7320 with various SYZYGY peripherals.☆13Nov 14, 2019Updated 6 years ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆17Jan 10, 2018Updated 8 years ago
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Apr 7, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆75Feb 1, 2015Updated 11 years ago
- PowerSDR ke9ns v2.8 for the Flex-1500, Flex-3000, Flex-5000☆14Nov 7, 2025Updated 9 months ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago
- Open-BLDC brushless motor C simulator☆23Sep 16, 2012Updated 13 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- Projects published on controlpaths.com and hackster.io☆42Jul 18, 2022Updated 4 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆41Sep 18, 2024Updated last year