emard / flearadio
Digital FM Radio Receiver for FPGA
☆60Updated 9 years ago
Alternatives and similar repositories for flearadio:
Users that are interested in flearadio are comparing it to the libraries listed below
- ☆44Updated 2 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆30Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆40Updated 9 months ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆89Updated 8 years ago
- Verilog Repository for GIT☆31Updated 3 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- Collection of projects for various FPGA development boards☆43Updated 8 months ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆79Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆58Updated 2 years ago
- FPGA USB 1.1 Low-Speed Implementation☆33Updated 6 years ago
- Extensible FPGA control platform☆56Updated last year
- Wishbone interconnect utilities☆38Updated 8 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆86Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆20Updated last year
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated last year
- Basic USB-CDC device core (Verilog)☆76Updated 3 years ago
- USB serial device (CDC-ACM)☆37Updated 4 years ago
- Tiny tips for Colorlight i5 FPGA board☆56Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆72Updated 9 months ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆34Updated 7 years ago
- Using the TinyFPGA BX USB code in user designs☆49Updated 5 years ago
- ☆44Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆79Updated 2 years ago
- PulseRain FP51 MCU, with peripherals☆13Updated 6 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆35Updated 3 years ago