Digital FM Radio Receiver for FPGA
☆66Dec 26, 2015Updated 10 years ago
Alternatives and similar repositories for flearadio
Users that are interested in flearadio are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- FreeSRP Hardware☆22Jun 11, 2017Updated 8 years ago
- ☆33Apr 30, 2023Updated 2 years ago
- VHDL related news.☆27Updated this week
- Experiments with Cologne Chip's GateMate FPGA architecture☆17Nov 16, 2023Updated 2 years ago
- VHDL library 4 FPGAs☆185Mar 15, 2026Updated last week
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- Master-thesis-final☆19Oct 9, 2023Updated 2 years ago
- Simple mono FM Radio.☆51Jun 24, 2016Updated 9 years ago
- VHDL dependency analyzer☆24Mar 10, 2020Updated 6 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated last month
- VHDL plugin for RgGen☆15Jan 7, 2026Updated 2 months ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 5 years ago
- 使用DDS芯片AD9914产生线性扫频信号☆12Dec 9, 2020Updated 5 years ago
- FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013☆18Jan 4, 2014Updated 12 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆109May 21, 2020Updated 5 years ago
- Source code for reference designs applications☆22Mar 5, 2025Updated last year
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆42Sep 22, 2025Updated 6 months ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year
- A VHDL Core Library.☆18Mar 29, 2017Updated 8 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Sep 16, 2025Updated 6 months ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 3 years ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆16Mar 3, 2026Updated 2 weeks ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 6 months ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆120Oct 18, 2016Updated 9 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆74Jun 16, 2022Updated 3 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆52Jun 5, 2022Updated 3 years ago
- VHDL 1802 Core with TinyBASIC for the Lattice MachXO2 Pico board☆15Dec 23, 2016Updated 9 years ago
- KiwiSDR: BeagleBone web-accessible shortwave receiver and software-defined GPS☆10Mar 6, 2023Updated 3 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆27Jul 11, 2024Updated last year
- FPGA based motion controller for RepRap style 3D printers☆16May 6, 2013Updated 12 years ago
- CLI tool for RTL design space exploration on top of Vivado☆15Jun 5, 2023Updated 2 years ago
- Proof of Concept to learn Amaranth as an entry effort for Supercon's RTL design competition☆10Nov 11, 2022Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Jan 8, 2019Updated 7 years ago