Digital FM Radio Receiver for FPGA
☆67Dec 26, 2015Updated 10 years ago
Alternatives and similar repositories for flearadio
Users that are interested in flearadio are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL library 4 FPGAs☆187Updated this week
- Simple mono FM Radio.☆51Jun 24, 2016Updated 10 years ago
- FreeSRP Hardware☆22Jun 11, 2017Updated 9 years ago
- VHDL 1802 Core with TinyBASIC for the Lattice MachXO2 Pico board☆16Dec 23, 2016Updated 9 years ago
- Verilog modules for software-defined radio.☆20Dec 31, 2012Updated 13 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆115May 21, 2020Updated 6 years ago
- ☆33Jul 15, 2026Updated 3 months ago
- VHDL related news.☆27Updated this week
- Library of reusable VHDL components☆28Mar 7, 2024Updated 2 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆128Oct 18, 2016Updated 10 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- VHDLproc is a VHDL preprocessor☆25May 12, 2022Updated 4 years ago
- VHDL plugin for RgGen☆15Jul 1, 2026Updated 4 months ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Master-thesis-final☆20Oct 9, 2023Updated 3 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Deprecated - This library has been replaced by OsvvmLibraries. The links to the submodules will not be updated to the new versions.☆10Jul 22, 2020Updated 6 years ago
- VHDL dependency analyzer☆25Mar 10, 2020Updated 6 years ago
- JavaScript action for users to easily install tip/nightly GHDL assets in GitHub Actions workflows☆16Jan 12, 2025Updated last year
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆49Feb 12, 2026Updated 8 months ago
- FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013☆18Jan 4, 2014Updated 12 years ago
- Source code for reference designs applications☆22Mar 5, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 使用DDS芯片AD9914产生线性扫频信号☆13Dec 9, 2020Updated 5 years ago
- An attempt at a small Verilog implementation of the original Apple 1 on an FPGA☆153Sep 22, 2025Updated last year
- ☆24Mar 25, 2024Updated 2 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆54Jun 5, 2022Updated 4 years ago
- Experiments with Cologne Chip's GateMate FPGA architecture☆19Nov 16, 2023Updated 2 years ago
- GSoC 2017: Museum on FPGA - EDSAC☆10Sep 8, 2017Updated 9 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆64Jan 8, 2019Updated 7 years ago
- Episode I - RISCV CPU implementation tutorial for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆21Apr 7, 2026Updated 6 months ago
- Miscellaneous ULX3S examples (advanced)☆88Feb 7, 2026Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- port of Stephen A. Edwards apple2fpga to ULX3S☆19Mar 27, 2024Updated 2 years ago
- A usable language reference for VHDL that is concise, direct, and easy to understand.☆26Jun 23, 2026Updated 4 months ago
- Multi-function, universal, fixed-point CORDIC☆16Feb 20, 2022Updated 4 years ago
- VHDL Code for infrastructural blocks (designed for FPGA)☆15Oct 26, 2022Updated 4 years ago
- This is an example of how TerosHDL can generate your documentation project from the command line. So you can integrate it in your CI work…☆10Jan 13, 2022Updated 4 years ago
- Support for automatic address map generation and address decoding logic for Wishbone connected hierachical systems☆12Sep 1, 2026Updated 2 months ago
- Tests to evaluate the support of VHDL 2008 and VHDL 2019 features☆32Jan 30, 2025Updated last year