Reference HDL code for the MATRIX Creator's Spartan 6 FPGA
☆28Jan 15, 2020Updated 6 years ago
Alternatives and similar repositories for matrix-creator-fpga
Users that are interested in matrix-creator-fpga are comparing it to the libraries listed below
Sorting:
- This project acquires the PDM (Pulse Density Modulation) microphone signal using SPI with software CIC(Cascaded Integrator-Comb) filter a…☆13Aug 19, 2017Updated 8 years ago
- ☆10Oct 18, 2024Updated last year
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 9 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- Hardware Abstraction Layer for MATRIX Creator & MATRIX Voice☆72Sep 13, 2021Updated 4 years ago
- Quickly update a bitstream with new RAM contents☆16Jun 8, 2021Updated 4 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆14May 23, 2019Updated 6 years ago
- ☆14Jul 5, 2019Updated 6 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 10 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 6 years ago
- ☆15Nov 28, 2020Updated 5 years ago
- ☆15Jul 25, 2017Updated 8 years ago
- A Zero Cost Abstruction of FSM(Finite State Machine) circuits based on chisel3.☆13Oct 8, 2021Updated 4 years ago
- ☆18Oct 5, 2020Updated 5 years ago
- Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs☆18Dec 7, 2017Updated 8 years ago
- ☆17Aug 16, 2023Updated 2 years ago
- ☆18Sep 16, 2020Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 7 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- APB Logic☆24Feb 24, 2026Updated last week
- ☆21Dec 9, 2018Updated 7 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Hardware Accelerators (HwAs) constructed in Vivado HLS☆20Jul 17, 2017Updated 8 years ago
- Explanation of FPGA code for 8 PDM microphones in Matrix Creator☆16Nov 9, 2020Updated 5 years ago
- DDR3 controller for nMigen (WIP)☆14Dec 25, 2023Updated 2 years ago
- Synthesizable FIR filters in VHDL☆14Jul 19, 2019Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆74Jun 16, 2022Updated 3 years ago
- This is a collection of the built in libraries of the VHDPlus IDE toghether with examples. Commits will be featured in the IDE with futur…☆20Feb 27, 2024Updated 2 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- Collection of miscellaneous tools for PDM signals generation, acquisition and decoding☆45Nov 22, 2019Updated 6 years ago
- ☆25Mar 27, 2020Updated 5 years ago
- All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)☆31Jan 25, 2016Updated 10 years ago
- A collection of cryptographic algorthms implemented in SystemVerilog☆20Jun 7, 2018Updated 7 years ago
- ☆23Oct 8, 2019Updated 6 years ago
- ☆22Feb 22, 2020Updated 6 years ago