matrix-io / matrix-creator-fpga

Related projects ⓘ

Alternatives and complementary repositories for matrix-creator-fpga

• AnttiLukats / HackaZynq
  Open Source ZYNQ Board
  ☆30Updated 9 years ago
• stevenbell / csirx
  Open-source CSI-2 receiver for Xilinx UltraScale parts
  ☆35Updated 5 years ago
• myriadrf / LimeSDR-PCIe_GW
  Altera Cyclone IV FPGA project for the PCIe LimeSDR board
  ☆36Updated 2 years ago
• jsyk / miilink
  Connecting FPGA and MCU using Ethernet RMII
  ☆22Updated 8 years ago
• m-labs / jesd204b
  JESD204B core for Migen/MiSoC
  ☆36Updated 3 years ago
• rbarzic / arty-cm0-designstart
  A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board
  ☆12Updated 6 years ago
• ZipCPU / arrowzip
  A ZipCPU based demonstration of the MAX1000 FPGA board
  ☆21Updated 3 years ago
• hdl-util / mipi-ccs
  Control a MIPI Camera over I2C
  ☆21Updated 4 years ago
• tgingold / OpenTDC
  Time to Digital Converter (TDC)
  ☆27Updated 3 years ago
• FMCHUB / Lib_Altium
  Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard
  ☆42Updated 2 years ago
• tinyvision-ai-inc / Vision-FPGA-SoM
  tinyVision.ai Vision & Sensor FPGA System on Module
  ☆44Updated 3 years ago
• linuxbest / ahci_mpi
  an sata controller using smallest resource.
  ☆15Updated 10 years ago
• ZipCPU / fftdemo
  A demonstration showing how several components can be compsed to build a simulated spectrogram
  ☆40Updated 7 months ago
• antmicro / usb-test-suite-build
  Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores
  ☆50Updated last year
• mnentwig / busbridge3
  Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency
  ☆19Updated 5 years ago
• tinyvision-ai-inc / tinyVision_sensai
  Making Lattice SensAI work properly on tinyVision products
  ☆10Updated 2 years ago
• FMCHUB / FMC_SINGLE_LPC_BREAKOUT
  A breakout board for FPGA Mezzanine Card (FMC) Low-pin count connectors.
  ☆19Updated 5 years ago
• enjoy-digital / litejesd204b
  Small footprint and configurable JESD204B core
  ☆40Updated last month
• ericgineer / CIC
  A CIC filter implemented in Verilog
  ☆21Updated 9 years ago
• micro-FPGA / CRUVI
  CRUVI Standard Specifications
  ☆17Updated 6 months ago
• ultraembedded / core_ulpi_wrapper
  ULPI Link Wrapper (USB Phy Interface)
  ☆24Updated 4 years ago
• myriadrf / STREAM
  FPGA development platform for high-performance RF and digital design
  ☆31Updated 8 years ago
• uw-x / lora-modulator
  ☆19Updated last year
• gtjennings1 / UPDuino-OV7670-Camera
  Design to connect Lattice Ultraplus FPGA to OV7670 Camera Module
  ☆21Updated 6 years ago
• roy77 / Cameralink-LPC-FMC-Module
  ☆17Updated 9 years ago
• alexforencich / xfcp
  Extensible FPGA control platform
  ☆54Updated last year
• controlpaths / litefury_rp5
  Conecting the Litefury FPGA accelerator to Raspberry Pi 5 over PCIe gen2 x1
  ☆25Updated 9 months ago
• matrix-io / matrix-voice-fpga
  HDL code for the MATRIX Voice's Spartan 6 FPGA http://voice.matrix.one
  ☆22Updated last year
• myriadrf / LimeSDR-PCIe
  ☆34Updated 7 years ago
• udara28 / SDRAM_Controller
  Implementation of a SDRAM controller in MyHDL (http://www.myhdl.org/)
  ☆20Updated 8 years ago