Reference HDL code for the MATRIX Creator's Spartan 6 FPGA
☆28Jan 15, 2020Updated 6 years ago
Alternatives and similar repositories for matrix-creator-fpga
Users that are interested in matrix-creator-fpga are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This project acquires the PDM (Pulse Density Modulation) microphone signal using SPI with software CIC(Cascaded Integrator-Comb) filter a…☆14Aug 19, 2017Updated 9 years ago
- HDL code for the MATRIX Voice's Spartan 6 FPGA http://voice.matrix.one☆23Sep 12, 2023Updated 3 years ago
- Explanation of FPGA code for 8 PDM microphones in Matrix Creator☆15Nov 9, 2020Updated 5 years ago
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 11 years ago
- Wishbone to ARM AMBA 4 AXI☆17May 25, 2019Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Programs a Spartan 6 FPGA over JTAG using an FTDI USB chip.☆16Jul 27, 2019Updated 7 years ago
- ☆15Nov 28, 2020Updated 5 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- ☆18Sep 16, 2020Updated 6 years ago
- ☆12Oct 18, 2024Updated 2 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- This repo is based on my undergrad thesis at VR Siddhartha Engineering College☆13Jun 9, 2021Updated 5 years ago
- Blackwire SpinalHDL components implementing WireGuard primitives☆16Aug 16, 2023Updated 3 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆77Jun 16, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- AT command server written in C++☆12Aug 2, 2023Updated 3 years ago
- A version of f32c/arduino that works with the SpinalHDL Vexriscv Murax SoC☆15May 23, 2019Updated 7 years ago
- Core protocol to AXI bridge☆11Sep 30, 2019Updated 7 years ago
- Hardware Accelerators (HwAs) constructed in Vivado HLS☆20Jul 17, 2017Updated 9 years ago
- Linux SDK for Rockchip RK3308.☆12Oct 23, 2020Updated 6 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Jupyter notebook describing, simulating, and comparing two hardware-based circuits for sorting a list of numbers.☆11Feb 25, 2016Updated 10 years ago
- % Phased Array Antenna, Radiation Pattern and Array Configuration % Phased array consisting of N lined up individual isotropic antennas …☆15Oct 28, 2017Updated 9 years ago
- Mutual Interference Analysis and Suppression for Automotive CS Radars☆11Apr 2, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆30Apr 1, 2020Updated 6 years ago
- Simple projects with the CYC1000 FPGA board☆11Apr 21, 2020Updated 6 years ago
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Synthesizable FIR filters in VHDL☆16Jul 19, 2019Updated 7 years ago
- SystemVerilog examples for a digital design course☆14Mar 30, 2021Updated 5 years ago
- a collection of open sourced VHDL for cryptography☆12Aug 10, 2018Updated 8 years ago
- ☆17Aug 16, 2023Updated 3 years ago
- ☆13Sep 8, 2017Updated 9 years ago
- Connecting FPGA and MCU using Ethernet RMII☆22Jan 23, 2016Updated 10 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Collection of miscellaneous tools for PDM signals generation, acquisition and decoding☆47Nov 22, 2019Updated 6 years ago
- Thinned Array Beampattern Synthesis by Iterative Soft-Thresholding based Optimization Algorithms☆12Nov 19, 2015Updated 10 years ago
- ☆17Jan 12, 2021Updated 5 years ago
- Rapidly deploy Chisel and Vivado HLS accelerators on Xilinx PYNQ☆34Sep 19, 2018Updated 8 years ago
- All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)☆31Jan 25, 2016Updated 10 years ago
- ☆27Mar 27, 2020Updated 6 years ago
- Hi-Speed USB (ULPI) interface Pmod™ module for FPGA boards☆10Jan 27, 2017Updated 9 years ago