kazkojima / pcm2pdm-example
A tiny example of PCM to PDM pipeline on FPGA
☆19Updated 3 years ago
Alternatives and similar repositories for pcm2pdm-example:
Users that are interested in pcm2pdm-example are comparing it to the libraries listed below
- A simple PDM microphone interface on FPGA☆11Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated last month
- Delta Sigma DAC FPGA☆37Updated last month
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- Wishbone interconnect utilities☆39Updated last month
- USB Full Speed PHY☆42Updated 4 years ago
- Verilog Repository for GIT☆31Updated 3 years ago
- 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)☆40Updated 3 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆14Updated 3 years ago
- MMC (and derivative standards) host controller☆23Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 10 months ago
- USB1.1 Host Controller + PHY☆13Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 11 months ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆25Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆51Updated last year
- Master-thesis-final☆19Updated last year
- Drive a Wishbone master bus with an SPI bus.☆10Updated 3 months ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆44Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆18Updated 2 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆35Updated 6 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- simple hyperram controller☆11Updated 6 years ago
- Portable HyperRAM controller☆54Updated 3 months ago
- Audio controller (I2S, SPDIF, DAC)☆82Updated 5 years ago