skristiansson / i2sLinks
i2s core, with support for both transmit and receive
☆33Updated 7 years ago
Alternatives and similar repositories for i2s
Users that are interested in i2s are comparing it to the libraries listed below
Sorting:
- Audio controller (I2S, SPDIF, DAC)☆88Updated 5 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- Nitro USB FPGA core☆87Updated last year
- USB Full Speed PHY☆45Updated 5 years ago
- a USB2 highspeed device core, written in amaranth HDL☆50Updated 11 months ago
- assorted library of utility cores for amaranth HDL☆96Updated 11 months ago
- ICE40 8K FPGA / STM32F4 development system☆61Updated 7 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- VHDL Library for implementing common DSP functionality.☆30Updated 6 years ago
- ☆45Updated 2 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆22Updated 3 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆83Updated 4 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- USB serial device (CDC-ACM)☆40Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆81Updated 4 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Fusesoc compatible rtl cores☆15Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- ULPI Link Wrapper (USB Phy Interface)☆29Updated 5 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆115Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆92Updated 5 years ago
- USB Serial on the TinyFPGA BX☆137Updated 4 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆11Updated 2 weeks ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Xilinx Virtual Cable Daemon☆121Updated 5 months ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 3 years ago
- Verilog FPGA code : including experimental DSP audio processor☆11Updated 4 years ago