skristiansson / i2s
i2s core, with support for both transmit and receive
☆29Updated 6 years ago
Alternatives and similar repositories for i2s:
Users that are interested in i2s are comparing it to the libraries listed below
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Updated 4 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- I2S transciever implemented in Verilog HDL☆30Updated 7 years ago
- USB 2.0 Device IP Core☆66Updated 7 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 5 years ago
- Audio controller (I2S, SPDIF, DAC)☆83Updated 5 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- VHDL Modules☆24Updated 10 years ago
- Verilog Repository for GIT☆32Updated 4 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- DPLL for phase-locking to 1PPS signal☆32Updated 8 years ago
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- SDIO Device Verilog Core☆22Updated 6 years ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago
- Small (Q)SPI flash memory programmer in Verilog☆62Updated 2 years ago
- Small footprint and configurable JESD204B core☆42Updated 2 weeks ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Extensible FPGA control platform☆60Updated 2 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆43Updated last year
- assorted library of utility cores for amaranth HDL☆87Updated 7 months ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆18Updated 5 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- Basic USB-CDC device core (Verilog)☆77Updated 3 years ago