skristiansson / i2sLinks
i2s core, with support for both transmit and receive
☆33Updated 7 years ago
Alternatives and similar repositories for i2s
Users that are interested in i2s are comparing it to the libraries listed below
Sorting:
- Audio controller (I2S, SPDIF, DAC)☆90Updated 6 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- a USB2 highspeed device core, written in amaranth HDL☆52Updated last year
- USB serial device (CDC-ACM)☆41Updated 5 years ago
- ICE40 8K FPGA / STM32F4 development system☆60Updated 8 years ago
- Nitro USB FPGA core☆86Updated last year
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆119Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- assorted library of utility cores for amaranth HDL☆96Updated last year
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Updated 5 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆22Updated 3 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆121Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Wishbone controlled I2C controllers☆53Updated 11 months ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆59Updated 4 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- MIPI DSI transmitter core for Xilinx FPGAs (work in progress)☆85Updated 8 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆69Updated last year
- I2S transciever implemented in Verilog HDL☆32Updated 8 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA☆29Updated 8 years ago
- PulseRain FP51 MCU, with peripherals☆15Updated 7 years ago
- VHDL Modules☆24Updated 10 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆110Updated 9 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆18Updated 6 years ago
- WCH CH569 SerDes Reverse Engineering☆27Updated 3 years ago