skristiansson / i2s
i2s core, with support for both transmit and receive
☆29Updated 6 years ago
Alternatives and similar repositories for i2s:
Users that are interested in i2s are comparing it to the libraries listed below
- USB Full Speed PHY☆39Updated 4 years ago
- I2S transciever implemented in Verilog HDL☆27Updated 7 years ago
- Small (Q)SPI flash memory programmer in Verilog☆58Updated 2 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago
- USB serial device (CDC-ACM)☆37Updated 4 years ago
- USB 2.0 Device IP Core☆57Updated 7 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- Audio controller (I2S, SPDIF, DAC)☆82Updated 5 years ago
- FPGA USB 1.1 Low-Speed Implementation☆33Updated 6 years ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- Wishbone interconnect utilities☆38Updated last week
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆46Updated last year
- JESD204b modules in VHDL☆29Updated 5 years ago
- Extensible FPGA control platform☆57Updated last year
- Small footprint and configurable JESD204B core☆41Updated last month
- VHDL Modules☆24Updated 9 years ago
- Dockerized FPGA toolchain experiments☆28Updated last year
- Verilog Repository for GIT☆31Updated 3 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Updated 4 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- IP Cores that can be used within Vivado☆25Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Basic USB-CDC device core (Verilog)☆76Updated 3 years ago
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- Open Source ZYNQ Board☆31Updated 9 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- Nitro USB FPGA core☆84Updated 11 months ago