skristiansson / i2sLinks
i2s core, with support for both transmit and receive
☆32Updated 7 years ago
Alternatives and similar repositories for i2s
Users that are interested in i2s are comparing it to the libraries listed below
Sorting:
- a USB2 highspeed device core, written in amaranth HDL☆52Updated last year
- Audio controller (I2S, SPDIF, DAC)☆91Updated 6 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- Nitro USB FPGA core☆85Updated last year
- assorted library of utility cores for amaranth HDL☆97Updated last year
- ICE40 8K FPGA / STM32F4 development system☆62Updated 8 years ago
- Small (Q)SPI flash memory programmer in Verilog☆66Updated 3 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆22Updated 3 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆33Updated 5 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- MIPI DSI transmitter core for Xilinx FPGAs (work in progress)☆85Updated 8 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆92Updated 7 years ago
- WCH CH569 SerDes Reverse Engineering☆28Updated 3 years ago
- PID controller☆24Updated 11 years ago
- FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display☆22Updated 7 years ago
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago
- A simple PDM microphone interface on FPGA☆13Updated 3 years ago
- USB DFU bootloader gateware / firmware for FPGAs☆69Updated last year
- MIPI DSI controller☆80Updated 3 years ago
- VHDL Library for implementing common DSP functionality.☆30Updated 7 years ago
- Power analysis of the ICE40UP5K-SG48 devices☆33Updated 5 years ago
- Fusesoc compatible rtl cores☆15Updated 3 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆59Updated 4 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆125Updated 4 years ago
- ☆45Updated 2 years ago