skristiansson / i2sLinks
i2s core, with support for both transmit and receive
☆32Updated 7 years ago
Alternatives and similar repositories for i2s
Users that are interested in i2s are comparing it to the libraries listed below
Sorting:
- Audio controller (I2S, SPDIF, DAC)☆92Updated 6 years ago
- a USB2 highspeed device core, written in amaranth HDL☆52Updated last year
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- ULPI Link Wrapper (USB Phy Interface)☆34Updated 5 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆22Updated 3 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- ICE40 8K FPGA / STM32F4 development system☆62Updated 8 years ago
- assorted library of utility cores for amaranth HDL☆100Updated last year
- DPLL for phase-locking to 1PPS signal☆34Updated 9 years ago
- Nitro USB FPGA core☆86Updated last year
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆76Updated 3 years ago
- Digital FM Radio Receiver for FPGA☆64Updated 10 years ago
- ☆45Updated 3 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆60Updated last year
- Xilinx Virtual Cable Daemon☆124Updated 10 months ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆72Updated 8 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- Xilinx Virtual Cable Server for Raspberry Pi☆124Updated 3 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆127Updated 4 years ago
- VHDL Modules☆24Updated 10 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 10 years ago
- I2S transciever implemented in Verilog HDL☆32Updated 8 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22Updated this week
- ESP8266 Xilinx Virtual Cable - wifi JTAG☆39Updated 4 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆112Updated 9 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆58Updated 2 years ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆20Updated 6 years ago