Hoi-Jeon / Verilog-for-Mic-in-Matrix-CreatorLinks
Explanation of FPGA code for 8 PDM microphones in Matrix Creator
☆13Updated 4 years ago
Alternatives and similar repositories for Verilog-for-Mic-in-Matrix-Creator
Users that are interested in Verilog-for-Mic-in-Matrix-Creator are comparing it to the libraries listed below
Sorting:
- Delta-sigma ADC,PDM audio FPGA Implementation☆70Updated 2 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆23Updated 5 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆15Updated 5 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆49Updated 2 years ago
- FPGA Technology Exchange Group相关文件管理☆45Updated last month
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆10Updated 7 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆46Updated 3 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- ☆31Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- configurable cordic core in verilog☆51Updated 10 years ago
- AD7606 driver verilog☆41Updated 6 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 4 years ago
- 基于FPGA的FFT☆17Updated 6 years ago
- 软件无线电,使用FPGA进行正交解调。☆22Updated 6 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- ☆20Updated 4 years ago
- Gigabit Ethernet UDP communication driver☆77Updated 5 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- AXI Stream UART (verilog)☆11Updated 5 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated 2 years ago
- Verilog SPI master and slave☆54Updated 9 years ago
- LZW Compressoion algorithm in verilog☆16Updated 11 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- Testbenches for HDL projects☆18Updated this week