Explanation of FPGA code for 8 PDM microphones in Matrix Creator
☆15Nov 9, 2020Updated 5 years ago
Alternatives and similar repositories for Verilog-for-Mic-in-Matrix-Creator
Users that are interested in Verilog-for-Mic-in-Matrix-Creator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple PDM microphone interface on FPGA☆15Jan 16, 2022Updated 4 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆23Feb 16, 2022Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆74Jun 16, 2022Updated 4 years ago
- Reference HDL code for the MATRIX Creator's Spartan 6 FPGA☆28Jan 15, 2020Updated 6 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- ☆10Sep 26, 2023Updated 2 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Apr 1, 2020Updated 6 years ago
- ADRV90xx Getting Started Info☆14Mar 3, 2020Updated 6 years ago
- ☆10Jan 30, 2017Updated 9 years ago
- ☆16Jan 12, 2021Updated 5 years ago
- A 32 bit RISC-V SoC (picorv32) on Lattice MXO2 (step fpga)☆10Apr 20, 2026Updated last month
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Dec 14, 2020Updated 5 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 11 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Matlab codes to produce animations of a delta-sigma modulator for teaching purposes.☆14Dec 22, 2020Updated 5 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆33Aug 31, 2020Updated 5 years ago
- Cumulant-Based Modulation Classification with GNU Radio☆18Jan 16, 2018Updated 8 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- FPGA-based Fully Digital FM Transmitter using SDR (Software-Defined Radio) techniquies as up-converter using hpsdm, comb filters, cordic …☆16Mar 15, 2021Updated 5 years ago
- NeoPixel LED Controller | NeoPixel LED 控制器 | 基於MAX10 FPGA的音樂全彩光立方LED控制器☆12Jan 4, 2022Updated 4 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 5 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Yilong's NetFPGA-10G Repo☆13May 7, 2015Updated 11 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- ☆14Jul 28, 2014Updated 11 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- Verilog RTL Design☆50Sep 4, 2021Updated 4 years ago
- using the esp32 i2s drivers to sample a PDM mic and perform an fft on the results☆11Nov 29, 2021Updated 4 years ago
- FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013☆18Jan 4, 2014Updated 12 years ago
- Verilog implementation of a ultrasonic radar☆20Jan 7, 2018Updated 8 years ago
- Winnermicro W60x Wi-Fi library reverse engineering notes & hackings☆20Nov 21, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆14Mar 22, 2024Updated 2 years ago
- ☆13Dec 1, 2024Updated last year
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- Various utilities for working with FPGAs☆13Mar 30, 2016Updated 10 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13May 28, 2019Updated 7 years ago
- Arduino Library for using ATSAMD processors with PDM microphones (w/I2S)☆16Mar 3, 2026Updated 3 months ago
- 1G eth UDP / IP Stack☆10Jul 17, 2014Updated 11 years ago