Explanation of FPGA code for 8 PDM microphones in Matrix Creator
☆16Nov 9, 2020Updated 5 years ago
Alternatives and similar repositories for Verilog-for-Mic-in-Matrix-Creator
Users that are interested in Verilog-for-Mic-in-Matrix-Creator are comparing it to the libraries listed below
Sorting:
- A simple PDM microphone interface on FPGA☆14Jan 16, 2022Updated 4 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆22Feb 16, 2022Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆74Jun 16, 2022Updated 3 years ago
- Reference HDL code for the MATRIX Creator's Spartan 6 FPGA☆28Jan 15, 2020Updated 6 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Aug 31, 2020Updated 5 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Apr 1, 2020Updated 5 years ago
- Async-Karin is an asynchronous framework for FPGA written in Verilog. It has been tested on a Xilinx Artix-7 board and an Altera Cyclone-…☆30Dec 14, 2020Updated 5 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Verilog RTL Design☆47Sep 4, 2021Updated 4 years ago
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆11Mar 22, 2024Updated last year
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- A project implementing the CORDIC algorithm for computing cosines and sines using fixed-point decimals in Verilog code（使用定点小数在 verilog 代码…☆11Aug 19, 2023Updated 2 years ago
- ☆11Sep 26, 2023Updated 2 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆12Sep 3, 2019Updated 6 years ago
- A simple cycle-accurate DaDianNao simulator☆13Mar 27, 2019Updated 6 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- Python code translations for the book Collins, Travis F., Robin Getz, Di Pu, Alexander M. Wyglinski: Software-Defined Radio for Engineers☆16Mar 29, 2020Updated 5 years ago
- A 32 bit RISC-V SoC (picorv32) on Lattice MXO2 (step fpga)☆10Jan 18, 2021Updated 5 years ago
- Open SoC Debug Hardware Reference Implementation☆16Jul 15, 2019Updated 6 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- MT29F128G based NAND flash controller☆10Jun 17, 2021Updated 4 years ago
- a cyclic redundancy check(one kind of Error Correcting Code) software(MATLAB) and hardware(Verilog HDL) implementation.☆11Dec 14, 2019Updated 6 years ago
- ☆10Jan 30, 2017Updated 9 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- Four versions of MIPS 32bit implemented in Verilog using Vivado, ready for Simulation and Nexys4 DDR Board☆12Sep 15, 2022Updated 3 years ago
- Reed Solomon Decoder (204,188)☆13Jul 17, 2014Updated 11 years ago
- NeoPixel LED Controller | NeoPixel LED 控制器 | 基於MAX10 FPGA的音樂全彩光立方LED控制器☆12Jan 4, 2022Updated 4 years ago
- Simulation of a Brushless DC Motor☆12Jan 7, 2017Updated 9 years ago
- ADRV90xx Getting Started Info☆13Mar 3, 2020Updated 6 years ago
- ☆13Jul 28, 2014Updated 11 years ago
- Audio mixer for Zynq-7000☆12Sep 7, 2018Updated 7 years ago
- Miniature 8GHz FMCW Radar☆12Mar 29, 2016Updated 9 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆61Oct 20, 2022Updated 3 years ago
- Matlab codes to produce animations of a delta-sigma modulator for teaching purposes.☆14Dec 22, 2020Updated 5 years ago
- Cumulant-Based Modulation Classification with GNU Radio☆18Jan 16, 2018Updated 8 years ago
- ☆12Jun 28, 2021Updated 4 years ago
- ☆13Dec 1, 2024Updated last year