☆21Mar 9, 2021Updated 4 years ago
Alternatives and similar repositories for pdm
Users that are interested in pdm are comparing it to the libraries listed below
Sorting:
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆32Oct 15, 2024Updated last year
- Pmod™ Compatible USB ULPI PHY☆14Apr 30, 2022Updated 3 years ago
- Full Speed USB DFU interface for FPGA and ASIC designs☆20Mar 10, 2024Updated last year
- Bit streams forthe Ulx3s ECP5 device☆18Apr 9, 2023Updated 2 years ago
- CRUVI Standard Specifications☆21May 6, 2024Updated last year
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆20Jul 23, 2022Updated 3 years ago
- Open source Logic Analyzer based on LiteX SoC☆27Apr 12, 2025Updated 10 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Feb 23, 2025Updated last year
- A tiny example of PCM to PDM pipeline on FPGA☆22Feb 16, 2022Updated 4 years ago
- ☆24May 6, 2023Updated 2 years ago
- Hardware abstract layer (HAL) `embedded-hal` for RISC-V microcontroller GD32VF103 in Rust. Contributions welcomed!☆64Dec 28, 2021Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆74Jun 16, 2022Updated 3 years ago
- Tool for selecting voltage divider components given constraints and a list of available resistors☆35Feb 2, 2023Updated 3 years ago
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- FPGA implementation of the hector_slam algorithm using only lidar data☆10Jul 3, 2022Updated 3 years ago
- ☆10Oct 23, 2016Updated 9 years ago
- Example Verilog code for Ulx3s☆41May 5, 2022Updated 3 years ago
- MicroPython - a lean and efficient Python implementation for microcontrollers and constrained systems☆12Jun 20, 2024Updated last year
- 实现欧拉视频放大并用于心率检测等☆12Jul 30, 2018Updated 7 years ago
- Nitro USB FPGA core☆86Updated this week
- UNIXv7 ported to RISC-V, specifically the Longnan Nano SBC☆13Mar 30, 2023Updated 2 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 7 years ago
- A mutation testing tool designed to work with large C++ (and C) codebases.☆13Oct 28, 2025Updated 4 months ago
- This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/☆11Aug 17, 2021Updated 4 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Jan 11, 2026Updated last month
- Scripts to build and use docker images including GHDL☆43Nov 20, 2024Updated last year
- NixOS on Allwinner D1 RISC-V☆39Oct 21, 2022Updated 3 years ago
- Upgrades for QIDI X-CF Pro for better printing quality☆12Jun 20, 2025Updated 8 months ago
- A simple heapless command line interface parser for embedded devices☆16Mar 15, 2019Updated 6 years ago
- ☆14Dec 27, 2024Updated last year
- [Experiment] A lock-free, wait-free, block-free logger for the ARM Cortex-M architecture☆10Feb 18, 2020Updated 6 years ago
- ☆11Sep 21, 2018Updated 7 years ago
- SATA sniffing☆15Jul 28, 2022Updated 3 years ago
- ☆10Dec 3, 2022Updated 3 years ago
- Collaborative Execution Strategies for Heterogeneous CPU-FPGA Architectures☆11Apr 23, 2019Updated 6 years ago
- Real-time Audio Processing through FIR filters on Basys-3 FPGA and Pmod I2S2☆13Feb 1, 2023Updated 3 years ago
- Tutorials for getting started with an f8 softcore on an FPGA board☆13Aug 17, 2025Updated 6 months ago
- Early-stage machine learning library in Rust☆10Apr 15, 2021Updated 4 years ago