Open source zynq platform
☆18May 25, 2018Updated 8 years ago
Alternatives and similar repositories for HM-CORE
Users that are interested in HM-CORE are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An 8-layer board in Kicad built upon Xilinx Zynq Chip. Includes sound output, HDMI, DDR3, and Arduino Uno style header for screen connect…☆73Nov 6, 2021Updated 4 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- Open Source ZYNQ Board☆31Aug 19, 2015Updated 11 years ago
- 4-Layer XC7Z010 DDR3 Layout☆19Nov 25, 2021Updated 4 years ago
- Imaging application using MIPI and DisplayPort to process image☆25Feb 13, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open Hardware Zynq System on Module☆31Jul 25, 2015Updated 11 years ago
- minimal code to access ps DDR from PL☆23Oct 18, 2019Updated 6 years ago
- Transfer data over UDP with a Zedboard. This is an example project that transmits and receives data over UDP.☆30Mar 24, 2021Updated 5 years ago
- Zynq Workshop for Beginners☆32May 21, 2015Updated 11 years ago
- This repo contains source, Documentation/reference PCB boards for USB3 camera interface with Lattice Crosslink NX FPGA☆25Jul 13, 2022Updated 4 years ago
- RIA Web Application Framework for HTML5 Canvas inspired by Adobe Flex / Flash. Style-able, skin-able, customize-able Javascript UI compon…☆24Nov 6, 2019Updated 6 years ago
- Ecmascript engine for C☆13Nov 14, 2020Updated 5 years ago
- an enhanced device-auto-fit flashloader as IMX.RT downloading algorithm on IAR Embedded Workbench IDE.☆14Oct 13, 2019Updated 6 years ago
- FPGA code for NeTV2☆16Dec 3, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- This is BISS-C FPGA IP and It's Driver Repo☆38Nov 13, 2023Updated 2 years ago
- This is xc7z020clg400 FPGA hardware core board design☆89Nov 8, 2023Updated 2 years ago
- Verilog Repository for GIT☆37May 4, 2021Updated 5 years ago
- 在 STM32CubeIDE 中针对 STM32F407 移植 ThreadX☆14Jun 26, 2020Updated 6 years ago
- OV7670 Camera Module Initialize with XILINX ZYNQ Driver☆12Oct 22, 2016Updated 9 years ago
- simple hyperram controller☆12Feb 10, 2019Updated 7 years ago
- ☆38Mar 10, 2021Updated 5 years ago
- a parametric equalizer plugin for rhythmbox☆15May 6, 2020Updated 6 years ago
- Updated Xilinx PYNQ for Zynq + ZynqMP python HW acceleration development☆13Mar 16, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated 2 years ago
- SW SDR☆45May 2, 2023Updated 3 years ago
- ☆10Dec 12, 2020Updated 5 years ago
- ☆14Mar 13, 2023Updated 3 years ago
- USB HID host demo for STM32F4 Discovery : gcc + make☆12Jan 28, 2013Updated 13 years ago
- It is a GPIO interrupt example for xilinx ZYNQ FPGA.☆14Oct 7, 2014Updated 11 years ago
- Ultrasound Project for Emboliedetection☆14Nov 10, 2015Updated 10 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆12Dec 20, 2013Updated 12 years ago
- ☆17Apr 3, 2014Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Qt frontend for creating gps simulations and transmitting them with an SDR.☆12Aug 22, 2021Updated 5 years ago
- Smart camera with OV 7670 and Zynq☆52May 17, 2022Updated 4 years ago
- IO expansion board compatible with Digilent Arty A7☆14Aug 7, 2023Updated 3 years ago
- Wi-Fi enabled XVC programmer/debugger based on ESP8266☆12May 31, 2015Updated 11 years ago
- experiments in SDR-based pseudo-doppler direction finding☆25Jan 9, 2023Updated 3 years ago
- LabVIEW control for BEC experiments☆12Aug 6, 2019Updated 7 years ago
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆11Nov 6, 2024Updated last year