HMLAB / HM-CORELinks
Open source zynq platform
☆18Updated 7 years ago
Alternatives and similar repositories for HM-CORE
Users that are interested in HM-CORE are comparing it to the libraries listed below
Sorting:
- Simple mono FM Radio.☆48Updated 9 years ago
- 本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互,CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程: 1. 链路初始化: 在上位机完成USB固件的下载,并读取…☆28Updated 9 years ago
- SEA-S7_gesture recognition☆17Updated 5 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Updated 5 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- 基于USB2.0 的数据采集卡☆19Updated 6 years ago
- minimal code to access ps DDR from PL☆20Updated 5 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆58Updated 7 months ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆54Updated 2 years ago
- 软件无线电,使用FPGA进行正交解调。☆22Updated 6 years ago
- This is BISS-C FPGA IP and It's Driver Repo☆31Updated last year
- AD7606 driver verilog☆44Updated 6 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆93Updated 4 years ago
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆12Updated 8 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13Updated 10 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆74Updated 2 years ago
- FPGA Technology Exchange Group相关文件管理☆51Updated last week
- ZYNQ-IPMC Hardware☆17Updated 3 years ago
- The program for USB-Blaster Chinese version on STM32 works with☆32Updated 8 years ago
- fpga jtag hardware☆23Updated 2 years ago
- Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters☆11Updated 11 years ago
- an sata controller using smallest resource.☆16Updated 11 years ago
- ☆20Updated 10 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆72Updated 3 years ago
- FPGA based 30ps RMS TDCs☆86Updated 7 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆18Updated 2 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Design, Documentation, Schematic, Board, Code files for the FPGA Oscilloscope project using an Altera Cyclone III FPGA.☆112Updated 11 years ago