CMU-SAFARI / Pythia
A customizable hardware prefetching framework using online reinforcement learning as described in the MICRO 2021 paper by Bera et al. (https://arxiv.org/pdf/2109.12021.pdf).
☆120Updated last month
Alternatives and similar repositories for Pythia:
Users that are interested in Pythia are comparing it to the libraries listed below
- Joint HPS and ETH Repository to work towards open sourcing Scarab and Ramulator☆72Updated 8 months ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆72Updated 4 months ago
- A fast and flexible simulation infrastructure for exploring general-purpose processing-in-memory (PIM) architectures. Ramulator-PIM combi…☆151Updated 2 years ago
- PrIM (Processing-In-Memory benchmarks) is the first benchmark suite for a real-world processing-in-memory (PIM) architecture. PrIM is dev…☆150Updated 8 months ago
- The official repository for the gem5 resources sources.☆62Updated last week
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆80Updated last year
- The Sniper Multi-Core Simulator☆108Updated 2 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- The gem5 Bootcamp 2022 environment. Archived.☆36Updated 6 months ago
- ☆62Updated 3 years ago
- Examples of DPU programs using the UPMEM DPU SDK☆38Updated 3 months ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆191Updated last year
- A Study of the SiFive Inclusive L2 Cache☆54Updated last year
- ☆58Updated 2 years ago
- gem5 Tips & Tricks☆65Updated 4 years ago
- ☆72Updated this week
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆41Updated 3 years ago
- An artifact for Berti: an Accurate and Timely Local-Delta Data Prefetcher☆26Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆57Updated 6 months ago
- ☆88Updated 11 months ago
- Development repository for Fetch Directed Instruction Prefetching (FDP) in gem5☆15Updated last week
- The source code of "Bingo Spatial Data Prefetcher" paper, which is accepted in HPCA 2019.☆25Updated 3 years ago
- ☆14Updated last year
- ChampSim repository☆28Updated 2 months ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆176Updated 4 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆49Updated 5 years ago
- This is where gem5 based DRAM cache models live.☆15Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆77Updated last year
- Fast and accurate DRAM power and energy estimation tool☆144Updated this week