cnrv / riscv-innovations
RISC-V is where innovation happens!
☆19Updated last year
Alternatives and similar repositories for riscv-innovations:
Users that are interested in riscv-innovations are comparing it to the libraries listed below
- RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.☆32Updated this week
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆57Updated 2 years ago
- RISC-V Summit China 2023☆43Updated last year
- Project magament for porting openEuler to RISC-V☆34Updated last year
- Official website for Jiachen Project (甲辰计划).☆52Updated last month
- sipeed wiki:https://wiki.sipeed.com☆111Updated this week
- FPGA-CNN Application for fruit detection based on Logos-PGL22G Board☆10Updated 2 years ago
- OpenNNA2.0,一个基于C语言(C99)的开源神经网络推理框架☆70Updated last year
- PLCT工具箱☆30Updated 2 years ago
- RuyiSDK Package Manager☆18Updated this week
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆55Updated last year
- The demo projects for Allwinner D1 SBC☆24Updated 3 years ago
- ☆26Updated 8 months ago
- 可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设,支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…☆82Updated 3 months ago
- Allwinner D1 For RISCV-64 Boards Awesome.☆81Updated 2 years ago
- FPGA Innovation Design Competition:RISC-V Processor-based Hardware and Software Design in PGL22G☆12Updated last year
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆37Updated last year
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆93Updated last month
- 集成电路设计大赛ARM杯作品,获得2021年ARM企业杯☆14Updated 3 years ago
- RISC-V YADAN Core, YADAN SoC, YADAN Board's Documentation, designed for engineering education. // 鸭蛋的文档。☆14Updated this week
- ☆25Updated last year
- An exquisite superscalar RV32GC processor.☆148Updated this week
- A riscv emulator.☆17Updated 11 months ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- LoveLonelyTime's RISC-V core basic version, RV32I, five pipeline stages.☆17Updated 9 months ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆21Updated 2 years ago
- Learn Verilog☆35Updated 2 years ago
- TH1520 linux kernel☆12Updated this week
- The GNU MCU Eclipse RISC-V Embedded GCC☆77Updated 5 years ago
- assembly experiment environment for loongarch☆19Updated 2 years ago