cnrv / riscv-innovationsLinks
RISC-V is where innovation happens!
☆19Updated last year
Alternatives and similar repositories for riscv-innovations
Users that are interested in riscv-innovations are comparing it to the libraries listed below
Sorting:
- Official website for Jiachen Project (甲辰计划).☆59Updated 8 months ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.☆42Updated this week
- An exquisite superscalar RV32GC processor.☆160Updated 7 months ago
- PLCT工具箱☆32Updated 3 years ago
- RISC-V Summit China 2023☆40Updated last year
- 可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设,支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…☆92Updated 10 months ago
- 一生一芯的信息发布和内容网站☆133Updated last year
- GNU toolchain for Xuantie RISC-V CPU, including GCC and Binutils ……☆101Updated 4 months ago
- A lightweight IDE that supports verilog simulation and RISC-V code compilation☆52Updated 3 years ago
- ☆215Updated last year
- OpenNNA2.0,一个基于C语言(C99)的开源神经网络推理框架☆89Updated 2 years ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- ARINC653 Multi-Partition Operating System Based On RISC-V, capable of running on SiFive HiFive Unmatched.☆25Updated 2 years ago
- Verilog formatter☆197Updated last year
- FPGA Innovation Design Competition:RISC-V Processor-based Hardware and Software Design in PGL22G☆12Updated last year
- ☆179Updated last year
- nscscc2018☆26Updated 6 years ago
- A riscv emulator.☆19Updated last year
- Linux0.11 with MMU for K210(RISC-V) Version☆91Updated 5 years ago
- 《从零开始的RISC-V模拟器开发》配套的PPT和教学资料☆223Updated 3 years ago
- CQU Dual Issue Machine☆37Updated last year
- The decoder library for jemu execution and web documentation☆54Updated last year
- ☆156Updated last week
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆174Updated 4 years ago
- PLCT实验室维护的QEMU仓库。代码放在 plct- 前缀的分支里。☆27Updated last year
- A RISC-V Symmetric Multiprocessor(SMP) based on TileLink and can run Linux OS☆27Updated 3 weeks ago
- Project magament for porting openEuler to RISC-V☆34Updated last year
- The Ultra-Low Power RISC Core☆49Updated 5 years ago
- ☆26Updated last year