Alternatives and similar repositories for riscv-innovations:

Users that are interested in riscv-innovations are comparing it to the libraries listed below

• gtxzsxxk / temu
  可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设，支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…
  ☆78Updated last month
• mollybuild / RISCV-Measurement
  This is a repo for recording and reporting RISCV platform's test and measurement continuously.
  ☆53Updated 11 months ago
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆143Updated 6 months ago
• kendryte / k230_docs
  Kendryte K230 SDK Docs
  ☆91Updated 3 weeks ago
• xddcore / OpenNNA2.0
  OpenNNA2.0，一个基于C语言(C99)的开源神经网络推理框架
  ☆66Updated last year
• rv2036 / riscv-board-wandering
  RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.
  ☆27Updated this week
• ISRC-CAS / tarsier-oerv
  Project magament for porting openEuler to RISC-V
  ☆33Updated last year
• xiaowuzxc / SparrowRV
  An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.
  ☆54Updated last year
• rv2036 / rv2036-website
  Official website for Jiachen Project (甲辰计划).
  ☆48Updated 8 months ago
• ericsonj / verilog-format
  Verilog formatter
  ☆181Updated 10 months ago
• lizhirui / K210-Linux0.11
  Linux0.11 with MMU for K210(RISC-V) Version
  ☆89Updated 4 years ago
• microdynamics-cpu / tree-core-cpu
  A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …
  ☆36Updated last year
• redlightASl / ConvKing2022
  FPGA-CNN Application for fruit detection based on Logos-PGL22G Board
  ☆9Updated 2 years ago
• Anillc / Yuri
  A riscv emulator.
  ☆17Updated 9 months ago
• WangHaoZhe / PYNQ-Tutorial
  基于PYNQ Z2开发板与Vivado 2022.2的FPGA开发板使用教程
  ☆17Updated last year
• plctlab / plct-toolbox
  PLCT工具箱
  ☆28Updated 2 years ago
• bigmagic123 / d1-nezha-baremeta
  riscv64 d1-nezha baremeta(Allwinner D1 riscv chip)
  ☆77Updated 2 years ago
• arch-simulator-sig / chisel-env
  Basic chisel difftest environment for RTL design (WIP
  ☆14Updated 4 months ago
• microdynamics-cpu / tree-core-ide
  The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…
  ☆99Updated 2 years ago
• OpenRigil / openrigil-rtl
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆19Updated 2 years ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆55Updated 2 years ago
• weijiew / remu
  使用 C++23 从零实现的 RISC-V 模拟器
  ☆29Updated 3 months ago
• ruyisdk / ruyi
  RuyiSDK Package Manager
  ☆15Updated this week
• YuzukiHD / SyterKit
  SyterKit is a baremetal framework, As bootloader, MPU framework, Running on SRAM
  ☆92Updated last week
• Spray0 / SP_DEVKIT_ZYNQ7010-20
  ZYNQ7010-20 开源开发板，经济实惠好吃不贵
  ☆136Updated last year
• tomzbj / dhrystone_score
  Dhrystone score of some MCUs
  ☆31Updated 2 months ago
• ruyisdk / linux-xuantie-kernel
  ☆20Updated this week
• TerayTech / TT_Digilent_JTAG_HS2
  用于xilinx平台的简易自制下载器。
  ☆90Updated 4 years ago
• DeciHD / allwinner_docs
  Allwinner document collection
  ☆32Updated 2 months ago