HLSTransform / submissionView external linksLinks
☆119Jan 11, 2024Updated 2 years ago
Alternatives and similar repositories for submission
Users that are interested in submission are comparing it to the libraries listed below
Sorting:
- Edge-MoE: Memory-Efficient Multi-Task Vision Transformer Architecture with Task-level Sparsity via Mixture-of-Experts☆132May 10, 2024Updated last year
- [DATE 2025] Official implementation and dataset of AIrchitect v2: Learning the Hardware Accelerator Design Space through Unified Represen…☆19Jan 17, 2025Updated last year
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆35Updated this week
- FPGA-based hardware accelerator for Vision Transformer (ViT), with Hybrid-Grained Pipeline.☆125Jan 20, 2025Updated last year
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆20Aug 24, 2025Updated 5 months ago
- ☆14Jun 22, 2022Updated 3 years ago
- Research and Materials on Hardware implementation of Transformer Model☆298Feb 28, 2025Updated 11 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆33Apr 11, 2024Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆229Mar 24, 2024Updated last year
- This repository contains papers for a comprehensive survey on accelerated generation techniques in Large Language Models (LLMs).☆11May 24, 2024Updated last year
- Attentionlego☆12Jan 24, 2024Updated 2 years ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆344Feb 8, 2026Updated last week
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆31Mar 7, 2024Updated last year
- ☆15Aug 10, 2023Updated 2 years ago
- ☆15Jun 4, 2024Updated last year
- ☆16Apr 10, 2023Updated 2 years ago
- The official implementation of the DAC 2024 paper GQA-LUT☆20Dec 20, 2024Updated last year
- ☆46Apr 8, 2023Updated 2 years ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Apr 17, 2024Updated last year
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆374Jan 20, 2025Updated last year
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆32Aug 13, 2024Updated last year
- ☆62Mar 24, 2025Updated 10 months ago
- ☆17Feb 13, 2021Updated 5 years ago
- ViTALiTy (HPCA'23) Code Repository☆23Mar 13, 2023Updated 2 years ago
- ☆26Dec 12, 2022Updated 3 years ago
- A survey on Hardware Accelerated LLMs☆61Jan 13, 2025Updated last year
- Tracks cross references and allows fast viewing of pseudocode between references☆13Mar 10, 2025Updated 11 months ago
- Collection of kernel accelerators optimised for LLM execution☆26Nov 19, 2025Updated 2 months ago
- A graph linear algebra overlay☆51Apr 26, 2023Updated 2 years ago
- ☆65May 6, 2020Updated 5 years ago
- c++ version of ViT☆12Nov 13, 2022Updated 3 years ago
- 基于Xilinx FPGA的通用型 CNN卷积神经网络加速器，本设计基于KV260板卡，MpSoC架构均可移植☆18Dec 13, 2024Updated last year
- JEDI-net: a jet identification algorithm based on interaction networks☆10Aug 16, 2020Updated 5 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆11Dec 7, 2023Updated 2 years ago
- [ISCA'25] LIA: A Single-GPU LLM Inference Acceleration with Cooperative AMX-Enabled CPU-GPU Computation and CXL Offloading☆13Jun 28, 2025Updated 7 months ago
- ☆28Feb 26, 2023Updated 2 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆48Jan 15, 2026Updated last month
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 5 months ago
- CPUID database derived from InstLatx64☆15Feb 1, 2020Updated 6 years ago