cucapra / fodlamLinks
first-order deep learning accelerator model
☆21Updated 7 years ago
Alternatives and similar repositories for fodlam
Users that are interested in fodlam are comparing it to the libraries listed below
Sorting:
- MAERI public release☆31Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- MAESTRO binary release☆22Updated 5 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆13Updated 9 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆144Updated 5 years ago
- ☆72Updated 2 years ago
- A general framework for optimizing DNN dataflow on systolic array☆38Updated 4 years ago
- ☆27Updated 5 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆33Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆49Updated 8 months ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Updated 4 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- RTL implementation of Flex-DPE.☆114Updated 5 years ago
- Simulator for BitFusion☆102Updated 5 years ago
- ☆35Updated 6 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆25Updated 10 months ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 5 years ago
- ☆71Updated 5 years ago
- ☆25Updated last year
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 6 years ago
- ☆60Updated 5 years ago
- Approximate layers - TensorFlow extension☆26Updated 6 months ago
- Tool for optimize CNN blocking☆93Updated 5 years ago
- ☆32Updated 4 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆41Updated 6 years ago
- ☆30Updated 6 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated 3 weeks ago