cucapra / fodlam
first-order deep learning accelerator model
☆18Updated 7 years ago
Alternatives and similar repositories for fodlam:
Users that are interested in fodlam are comparing it to the libraries listed below
- MAESTRO binary release☆22Updated 5 years ago
- MAERI public release☆31Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆63Updated 3 years ago
- ☆26Updated 10 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆33Updated 6 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆40Updated 5 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 8 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- CNN accelerator☆27Updated 7 years ago
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- ☆70Updated 4 years ago
- A general framework for optimizing DNN dataflow on systolic array☆34Updated 4 years ago
- ☆27Updated 4 years ago
- ☆57Updated 4 years ago
- ☆71Updated 2 years ago
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆24Updated 4 years ago
- ☆9Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆68Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆69Updated 3 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- ☆27Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆42Updated 2 weeks ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 6 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated 10 months ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 2 years ago
- Source code for DESTINY, a tool for modeling 2D and 3D caches designed with SRAM, eDRAM, STT-RAM, ReRAM and PCM. This is mirror of follow…☆23Updated 2 months ago