cucapra / fodlamLinks
first-order deep learning accelerator model
☆18Updated 7 years ago
Alternatives and similar repositories for fodlam
Users that are interested in fodlam are comparing it to the libraries listed below
Sorting:
- MAESTRO binary release☆23Updated 5 years ago
- MAERI public release☆31Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- A general framework for optimizing DNN dataflow on systolic array☆39Updated 4 years ago
- ☆71Updated 2 years ago
- ☆27Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Updated 4 years ago
- ☆58Updated 5 years ago
- Systolic array based hardware for Image processing on the SPARTAN-6 FPGA☆12Updated 9 years ago
- ☆71Updated 5 years ago
- Simulator for BitFusion☆100Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆25Updated last year
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆40Updated 5 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆144Updated last month
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Docker container with tools for the Timeloop/Accelergy tutorial☆22Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆43Updated 4 years ago
- RTL implementation of Flex-DPE.☆106Updated 5 years ago
- ☆33Updated 6 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- ☆41Updated last year
- ☆29Updated 6 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆177Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆75Updated 6 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 4 months ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- A Fast DNN Accelerator Design Space Exploration Framework.☆47Updated 2 years ago
- ☆33Updated 3 years ago