xjtuecho / BluePillLinks
An improved dev-board for LQFP-48 Cortex-M and RISC-V MCUs.
☆21Updated last year
Alternatives and similar repositories for BluePill
Users that are interested in BluePill are comparing it to the libraries listed below
Sorting:
- A low cost FPGA/CPLD dev-board based on AG1280Q48.☆66Updated 2 years ago
- ☆28Updated 4 years ago
- high precision voltage, current, temperature meter and logger.☆43Updated 2 years ago
- USB-JTAG Adapter Using CH552☆68Updated 3 years ago
- a cheap CMSIS-DAP debugger by an WCH chip named CH549F☆45Updated 4 years ago
- FPGA Software for the Probe-Scope☆19Updated 5 years ago
- Software JTAG probe running on stm32f103.☆25Updated 4 years ago
- USB-Blaster instance on CH55x MCU.☆48Updated 5 years ago
- Altera "USB_Blaster" clone using Teensy 3.5 microcontroller☆19Updated 4 years ago
- A tiny FPGA core module based on GW1NZ-LV1, CH552 and SLG46580☆24Updated 3 years ago
- fpga co-processor for faster SWD programming☆17Updated 7 years ago
- Altera USB Blaster porting to Artery AT32F425 and WCH CH32V203.☆20Updated last year
- Use gpio to emulate usb low-speed on stm32f030f4p6.Use internal rc instead of crystal.☆35Updated 8 years ago
- KiCad PCB project of Logic Analyzer☆42Updated 4 years ago
- Load bitstream to AG1K series FPGA using CH552☆12Updated 3 years ago
- 1-Wire debug protocol (CH32V003)☆10Updated 2 years ago
- The program for USB-Blaster Chinese version on STM32 works with☆31Updated 7 years ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆48Updated 9 months ago
- AGRV2K裸奔测试工程☆25Updated last year
- A low cost small size USB dev board based on WCH CH552.☆88Updated last year
- Binary blob for Anlogic USB-JTAG adapter (temporary), We should figure out much better solution next year.☆18Updated 6 years ago
- Xilinx virtual cable daemon j-link support☆21Updated 8 years ago
- ESP8266 powered Xilinx Virtual Cable - Xilinx WiFi JTAG!☆30Updated 3 years ago
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆63Updated 2 years ago
- ☆77Updated 6 years ago
- 4-Layer XC7Z010 DDR3 Layout☆17Updated 3 years ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆110Updated 3 years ago
- Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA☆28Updated 8 years ago
- handheld 6-digit voltohmmeter☆58Updated 5 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆29Updated 5 years ago