weierwan / Neurram_48coreLinks
Verilog and Python drivers and APIs for Neurram 48-core chip
☆38Updated 3 years ago
Alternatives and similar repositories for Neurram_48core
Users that are interested in Neurram_48core are comparing it to the libraries listed below
Sorting:
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆68Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- ☆25Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 6 years ago
- ☆58Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he…☆59Updated 2 weeks ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆57Updated 3 years ago
- Fully opensource spiking neural network accelerator☆152Updated 2 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago
- ☆17Updated 4 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆60Updated 2 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆85Updated 3 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆23Updated 3 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆12Updated 2 years ago
- ☆60Updated 2 months ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 9 months ago
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆43Updated 4 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆85Updated last month
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆70Updated last year
- Template for project1 TPU☆19Updated 4 years ago
- ☆24Updated 2 years ago
- ☆47Updated last year
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆40Updated 5 years ago
- ☆65Updated 6 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆28Updated 4 months ago