Verilog and Python drivers and APIs for Neurram 48-core chip
☆44May 17, 2022Updated 3 years ago
Alternatives and similar repositories for Neurram_48core
Users that are interested in Neurram_48core are comparing it to the libraries listed below
Sorting:
- CrossSim: accuracy simulation of analog in-memory computing☆197Mar 26, 2025Updated 11 months ago
- Code for the paper "Faster Neural Network Training with Approximate Tensor Operations"☆10Oct 23, 2021Updated 4 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- ☆11Aug 4, 2022Updated 3 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆78Oct 10, 2022Updated 3 years ago
- Visualization tool for designing mesh Network-on-Chips (NoC) and assisting with architecture research☆17Jan 21, 2024Updated 2 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- ZC RISCV CORE☆12Dec 19, 2019Updated 6 years ago
- ☆35Jun 9, 2022Updated 3 years ago
- 一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU☆11Oct 8, 2019Updated 6 years ago
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Jul 4, 2014Updated 11 years ago
- Python implementations and simulations of HP Labs Ion Drift and Yakopcic memristor models.☆34Feb 20, 2026Updated last week
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- Modeling of memristors in LTSpise environment☆39Dec 9, 2025Updated 2 months ago
- Hardware and software implementation of Sparsely-active SNNs☆22Feb 25, 2026Updated last week
- ☆14Feb 28, 2023Updated 3 years ago
- ☆19Dec 3, 2019Updated 6 years ago
- ☆21Mar 20, 2019Updated 6 years ago
- Training with Block Minifloat number representation☆18May 2, 2021Updated 4 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- Architecture for RRAM multilevel programming☆17Sep 6, 2018Updated 7 years ago
- ☆13Mar 3, 2022Updated 4 years ago
- ☆40Dec 10, 2019Updated 6 years ago
- Implementation of ADMM-based sparse CNN architecture.☆12Aug 30, 2017Updated 8 years ago
- ☆45Jul 5, 2022Updated 3 years ago
- Adaptive floating-point based numerical format for resilient deep learning☆14Apr 11, 2022Updated 3 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆36May 19, 2022Updated 3 years ago
- ☆78Feb 2, 2026Updated last month
- A Simulation Framework for Memristive Deep Learning Systems☆180May 13, 2024Updated last year
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆135May 1, 2019Updated 6 years ago
- memristor 1T1R array based CNN and ConvLSTM☆70Jul 9, 2019Updated 6 years ago
- Physical memristor/RRAM/resistive switching device SPICE compact model, that is able to accurately fit both unipolar/bipolar devices sett…☆48Oct 31, 2019Updated 6 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆43Oct 30, 2019Updated 6 years ago
- Replace original DRAM model in GPGPU-sim with Ramulator DRAM model☆21Dec 10, 2018Updated 7 years ago
- ☆24Aug 9, 2022Updated 3 years ago
- ☆21Feb 20, 2026Updated last week
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆47Aug 6, 2020Updated 5 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last week
- ☆22Feb 18, 2025Updated last year