weierwan / Neurram_48core
Verilog and Python drivers and APIs for Neurram 48-core chip
☆28Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for Neurram_48core
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆45Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆38Updated last year
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆75Updated 2 years ago
- Fully opensource spiking neural network accelerator☆128Updated last year
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆21Updated 3 years ago
- ☆16Updated 3 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆55Updated 2 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆33Updated 8 months ago
- ☆23Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆41Updated 4 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 5 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆52Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆118Updated 8 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆8Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆21Updated 3 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆31Updated 2 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 5 years ago
- Architecture for RRAM multilevel programming☆16Updated 6 years ago
- CrossSim: accuracy simulation of analog in-memory computing☆125Updated last month
- Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).☆15Updated 3 years ago
- ☆9Updated last year
- A Simulation Framework for Memristive Deep Learning Systems☆135Updated 5 months ago
- ReRAM implementation on CNN☆17Updated 5 years ago
- Stochastic Computing for Deep Neural Networks☆28Updated 3 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆34Updated 5 years ago
- System Verilog code describing a fully combinational binarized neural network.☆29Updated 6 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆28Updated 5 years ago
- ☆15Updated this week
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆106Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆64Updated 10 months ago