weierwan / Neurram_48coreLinks
Verilog and Python drivers and APIs for Neurram 48-core chip
☆42Updated 3 years ago
Alternatives and similar repositories for Neurram_48core
Users that are interested in Neurram_48core are comparing it to the libraries listed below
Sorting:
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆74Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆54Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆24Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆62Updated 4 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆74Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆76Updated 8 months ago
- ☆63Updated 5 years ago
- Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he…☆88Updated last month
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆91Updated 3 years ago
- ☆29Updated 3 years ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆35Updated 3 years ago
- Architecture for RRAM multilevel programming☆17Updated 7 years ago
- CrossSim: accuracy simulation of analog in-memory computing☆185Updated 8 months ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆45Updated 5 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 4 years ago
- HLS implemented systolic array structure☆41Updated 8 years ago
- A Simulation Framework for Memristive Deep Learning Systems☆171Updated last year
- ECE 5745 Tutorial 8: SRAM Generators☆15Updated 3 years ago
- Fully opensource spiking neural network accelerator☆161Updated 2 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆97Updated last week
- ☆17Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆66Updated 3 weeks ago
- ☆53Updated last year
- ☆71Updated 6 years ago
- Neural Network Evaluation Tool on Crossbar-based Accelerator with Resistive Memory☆41Updated 6 years ago
- Train and deploy LUT-based neural networks on FPGAs☆101Updated last year
- This project implements a convolution kernel based on vivado HLS on zcu104☆37Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆74Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆22Updated 4 years ago