weierwan / Neurram_48coreLinks
Verilog and Python drivers and APIs for Neurram 48-core chip
☆40Updated 3 years ago
Alternatives and similar repositories for Neurram_48core
Users that are interested in Neurram_48core are comparing it to the libraries listed below
Sorting:
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆23Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆37Updated 6 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆69Updated 2 years ago
- ☆26Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆52Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆59Updated 4 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆85Updated 3 years ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆65Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆43Updated 5 years ago
- Central repository for all NeuroSim versions. Each version is uploaded in a separate branch. Updates to the versions will be reflected he…☆64Updated 2 months ago
- A Unified Framework for Training, Mapping and Simulation of ReRAM-Based Convolutional Neural Network Acceleration☆34Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆58Updated 5 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆72Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆57Updated 10 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆86Updated 3 months ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 6 months ago
- Architecture for RRAM multilevel programming☆17Updated 6 years ago
- Template for project1 TPU☆19Updated 4 years ago
- Public release☆57Updated 5 years ago
- ☆34Updated 6 years ago
- eyeriss-chisel3☆41Updated 3 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆30Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆34Updated 5 years ago
- NeuraLUT-Assemble☆38Updated last week
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- ☆65Updated 6 years ago