weierwan / Neurram_48core
Verilog and Python drivers and APIs for Neurram 48-core chip
☆33Updated 2 years ago
Alternatives and similar repositories for Neurram_48core:
Users that are interested in Neurram_48core are comparing it to the libraries listed below
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆81Updated 3 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆53Updated last year
- ☆24Updated 2 years ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆46Updated 3 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆25Updated 5 years ago
- This repository includes the Resistive Random Access Memory (RRAM) Compiler which is designed in the context of the research project of D…☆61Updated 2 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆15Updated 4 years ago
- A collection of research papers on SRAM-based compute-in-memory architectures.☆26Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆32Updated 5 years ago
- Fully opensource spiking neural network accelerator☆137Updated 2 years ago
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆21Updated last year
- sram/rram/mram.. compiler☆30Updated last year
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆34Updated 5 years ago
- Notebooks and code for Neuromorphic Hardware Workshop at ISFPGA 2024.☆42Updated 11 months ago
- CrossSim: accuracy simulation of analog in-memory computing☆139Updated last week
- ☆17Updated 3 years ago
- ☆44Updated last year
- Benchmark framework of compute-in-memory based accelerators for deep neural network☆43Updated 4 years ago
- ☆18Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (inference engine focused)☆66Updated last year
- Stochastic Computing for Deep Neural Networks☆30Updated 4 years ago
- ReRAM implementation on CNN☆18Updated 6 years ago
- Architecture for RRAM multilevel programming☆16Updated 6 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 5 years ago
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago
- ☆56Updated 4 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆136Updated last year
- ☆32Updated last year
- This project aims to be a collaborative effort to collect under one roof all the memristor models published to date.☆114Updated 5 years ago