Artifact Evaluation of "GhostCache: Timer- and Counter-Free Cache Attacks Exploiting Weak Coherence on RISC-V and ARM Chips" (CCS 2025)
☆23Jul 19, 2025Updated last year
Alternatives and similar repositories for GhostCache
Users that are interested in GhostCache are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Clock Fault Injector - Clock Glitching Attack with Chipwhisperer☆10Dec 26, 2024Updated last year
- Extracts specified data from a VCD file into CSV form☆10Jan 10, 2020Updated 6 years ago
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11Jun 26, 2026Updated 2 months ago
- Secbench is an open-source framework for hardware security characterization☆23Jul 8, 2026Updated last month
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆19Mar 26, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Artifact for the IEEE S&P 2025 paper: "Rapid Reversing of Non-Linear CPU Cache Slice Functions: Unlocking Physical Address Leakage"☆20Apr 3, 2026Updated 4 months ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆89Nov 10, 2025Updated 9 months ago
- Automated Vulnerability Detection Framework for Transient Execution Vulnerabilities (IEEE S&P '26)☆36Apr 17, 2026Updated 4 months ago
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Updated this week
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆33May 20, 2026Updated 3 months ago
- Fuzz everything! Now let's fuzz chip!☆45Jun 5, 2026Updated 2 months ago
- ☆36Mar 31, 2025Updated last year
- Proof-of-concept for the paper "StackWarp: Breaking AMD SEV-SNP Integrity via Deterministic Stack-Pointer Manipulation through the CPU’s …☆100Jan 30, 2026Updated 7 months ago
- Analysis tool to assess (HW/SW) system security against fault-injection attacks☆21Jul 21, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆15Jul 12, 2020Updated 6 years ago
- IOPMP IP☆26Jul 11, 2025Updated last year
- ☆21Aug 23, 2021Updated 5 years ago
- Core-to-core latency benchmark that works on Apple MacOS without hard affinity☆20May 9, 2026Updated 3 months ago
- Differential CPU fuzzing framework from the paper "RISCover: Automatic Discovery of User-exploitable Architectural Security Vulnerabiliti…☆26Mar 1, 2026Updated 5 months ago
- ☆20Nov 4, 2025Updated 9 months ago
- RISC-V Worlds provides isolation in a hardware platform by constraining access to system physical addresses.☆15Aug 12, 2026Updated 2 weeks ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆40Jun 10, 2020Updated 6 years ago
- ☆16Aug 12, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- POC code on side channel attack, including spectre attack and meltdown; verified on the BOOMv3 (smallBoomconfig)☆15Mar 3, 2022Updated 4 years ago
- Oasis is a lightweight modular framework allowing to easily write, build and patch instrumentation modules for Bluetooth Low Energy (BLE)…☆21Dec 5, 2023Updated 2 years ago
- Towards a million-node RISC-V cluster.☆14Mar 6, 2025Updated last year
- This TG will define AP-TEE-IO ABI extensions to provide Confidential VM-assigned devices with secure direct access to confidential memory…☆16Updated this week
- Microarchitectural control flow integrity (𝜇CFI) verification checks whether there exists a control or data flow from instruction's ope…☆16Jul 2, 2026Updated last month
- The artifact for SecSMT paper -- Usenix Security 2022☆30Oct 4, 2022Updated 3 years ago
- OpenCCA: An Open Framework to Enable Arm CCA Research☆24Sep 10, 2025Updated 11 months ago
- Building a Tiny GPU to understand AI hardware engineering☆69Jan 22, 2026Updated 7 months ago
- Generate Linux Perf event tables for Apple Silicon☆19Dec 16, 2025Updated 8 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- My Curriculum Vitae and Resume☆16Jul 14, 2024Updated 2 years ago
- Milk-V Vega Official buildroot SDK☆17Apr 2, 2026Updated 4 months ago
- ASLR Disabler (x86 / x64) - Little utility for disabling the ASLR on PE files☆17Aug 1, 2023Updated 3 years ago
- BEER determines an ECC code's parity-check matrix based on the uncorrectable errors it can cause. BEER targets Hamming codes that are use…☆19Oct 9, 2020Updated 5 years ago
- ☆14Apr 1, 2025Updated last year
- RVOS在VisionFive2开发板上的移植。☆17Apr 23, 2024Updated 2 years ago
- Security analysis for the RISC-V ISA☆16Aug 1, 2024Updated 2 years ago