neri / riscv-vga-sampleLinks
A sample of using VGA mode 13h on a QEMU RISC-V virt machine.
☆14Updated 4 months ago
Alternatives and similar repositories for riscv-vga-sample
Users that are interested in riscv-vga-sample are comparing it to the libraries listed below
Sorting:
- ☆17Updated 2 years ago
- xv6 porting to GAIA architecture☆47Updated 10 years ago
- A MIPS port of xv6☆79Updated 9 years ago
- ☆26Updated last week
- Bare metal RISC-V hello world in C☆20Updated 6 years ago
- RISC-V Online Assembler using Emscripten, Gnu Binutils☆58Updated 2 years ago
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆18Updated 3 years ago
- Standalone C compiler for RISC-V and ARM☆94Updated last year
- Code for the "fake BIOS" RISC-V example☆31Updated 2 years ago
- A RISC-V OS written in Zig.☆22Updated 3 years ago
- Port of MIT's xv6 OS to the Nezha RISC-V board with Allwinner D1 SoC☆107Updated 2 years ago
- musl libc for RISC-V☆84Updated 6 years ago
- TCC (Tiny C Compiler) for 64-bit RISC-V, compiled to WebAssembly with Zig Compiler☆49Updated last year
- Peephole optimizer for QBE☆31Updated 2 months ago
- Trivial RISC-V Linux binary bootloader☆51Updated 4 years ago
- CV32E40X Design-Verification environment☆14Updated last year
- A tiny header-only C++ library for Sixel.☆12Updated 5 years ago
- Sled System Emulator☆28Updated last week
- The device tree library☆19Updated last week
- Moved to codeberg: https://codeberg.org/PicoEFI/PicoEFI☆30Updated 2 months ago
- A Small RISC-V Virtual Machine☆85Updated 3 years ago
- TinyEMU is a system emulator for the RISC-V and x86 architectures. Its purpose is to be small and simple while being complete.☆69Updated 7 years ago
- K42 Kernel☆31Updated 13 years ago
- A L4-like micro-kernel OS written in Rust☆66Updated last year
- A toy operating system, written from scratch.☆31Updated last year
- Port of EDK2 implementation of UEFI to RISC-V. See documentation at:☆26Updated 3 years ago
- A UNIX-like OS targeting AMD64 compatible processors☆16Updated 3 years ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- Suspended until Cyjon refactorization finnish.☆18Updated last year
- What's the simplest CPU you can build?☆35Updated 11 years ago