BIGWJZ / VLSI-DSP-ReviewLinks
☆75Updated 5 years ago
Alternatives and similar repositories for VLSI-DSP-Review
Users that are interested in VLSI-DSP-Review are comparing it to the libraries listed below
Sorting:
- verilog实现TPU中的脉动阵列计算卷积的module☆132Updated 4 months ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆57Updated last year
- AXI协议规范中文翻译版☆163Updated 3 years ago
- AXI总线连接器☆104Updated 5 years ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- 3×3脉动阵列乘法器☆47Updated 6 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆67Updated last year
- 清華大學 | 積體電路 設計實驗 (IC LAB) | 110上☆44Updated 2 years ago
- ☆42Updated 4 years ago
- Final Project of Software_Hardware_Co-Design_24Spring. FPGA-based RISC-V+ Convolutional Acceleration Unit.☆20Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆80Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆168Updated 5 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆65Updated 6 years ago
- Collect some IC textbooks for learning.☆164Updated 3 years ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆119Updated 12 years ago
- ☆36Updated 6 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆104Updated 5 years ago
- ☆43Updated 3 years ago
- ☆69Updated 9 years ago
- ☆17Updated last year
- A Flexible and Energy Efficient Accelerator For Sparse Convolution Neural Network☆108Updated 2 months ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated 3 weeks ago
- ☆33Updated last year
- ☆62Updated 3 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆226Updated 2 years ago
- AMD University Program HLS tutorial☆108Updated 10 months ago
- CPU Design Based on RISCV ISA☆122Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆35Updated 3 years ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例,并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆26Updated 2 years ago