☆75Jul 28, 2020Updated 5 years ago
Alternatives and similar repositories for VLSI-DSP-Review
Users that are interested in VLSI-DSP-Review are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆14Jun 7, 2025Updated last year
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- RTL code for the DPU chip designed for irregular graphs☆14May 30, 2022Updated 4 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 第四届全国大学生嵌入式比赛SoC☆12Apr 1, 2022Updated 4 years ago
- DMA controller for CNN accelerator☆14May 22, 2017Updated 9 years ago
- WISHBONE DMA/Bridge IP Core☆18Jul 17, 2014Updated 11 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- MAC system with IEEE754 compatibility☆14Nov 22, 2023Updated 2 years ago
- Verilog Ethernet Switch (layer 2)☆57Oct 18, 2023Updated 2 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.☆17Dec 19, 2022Updated 3 years ago
- Verilog Implementation of modular exponentiation using Montgomery multiplication☆37Sep 25, 2014Updated 11 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- round robin arbiter☆78Jul 17, 2014Updated 11 years ago
- A Verilog (specifically, System Verilog) implementation of the not-yet-finalized SHA-3 winner, Keccak.☆15Apr 8, 2026Updated 2 months ago
- A hardware accelerator for General Matrix Multiply, developed in SystemC using ESP.☆20May 26, 2021Updated 5 years ago
- ☆19Apr 28, 2026Updated last month
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆37Dec 22, 2023Updated 2 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆22May 4, 2017Updated 9 years ago
- DDR4 Simulation Project in System Verilog☆46Aug 18, 2014Updated 11 years ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆16Mar 12, 2023Updated 3 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 9 years ago
- ☆16May 27, 2024Updated 2 years ago
- Reinforcement Learning Final Project☆13Dec 7, 2021Updated 4 years ago
- Voice Activity Detector based on MFCC features and DNN model☆30Jul 3, 2023Updated 2 years ago
- EE4415 Project : AES Verilog☆10Apr 25, 2019Updated 7 years ago
- This repository manages DSD lab code files.☆15Oct 29, 2021Updated 4 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 11 years ago
- Professor: C.H. Yang☆10Aug 16, 2025Updated 9 months ago
- openai-gym style RL benchmark for interconnection network congestion control study☆17May 12, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Fullsearch based Motion Estimation Processor written in Verilog-HDL☆11Feb 19, 2017Updated 9 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 2 years ago
- Hardware Description Language on FPGA☆11Sep 18, 2023Updated 2 years ago
- Convert json descriptions of quant algorithms to verilog HDL.☆15Jul 3, 2020Updated 5 years ago
- NCTU 2021 Spring Integrated Circuit Design Laboratory☆205Apr 2, 2023Updated 3 years ago
- Fixed Point Math Library for Verilog☆150Jul 17, 2014Updated 11 years ago
- ☆15Sep 27, 2022Updated 3 years ago