fengqzHD / gmIdNeoKit
Gm Id Kit with GUI to Work with Matlab Data file similar to Prof. Boris Murmann's gm/ID Starter Kit
☆41Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for gmIdNeoKit
- Python script for generating lookup tables for the gm/ID design methodology and much more ...☆53Updated 7 months ago
- Python port of Prof. Boris Murmann's gm/ID Starter Kit☆51Updated 7 years ago
- A python3 gm/ID starter kit☆38Updated 2 months ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆103Updated 8 months ago
- Read Spectre PSF files☆51Updated 6 months ago
- This project shows the design of a frequency synthesizer PLL system that produces a 1.92 GHz signal with a reference input of 30 MHz, wit…☆57Updated last year
- This project is about designing a 1.5 bit stage Pipeline ADC & the OpAmp required for its MDAC.☆28Updated 2 years ago
- Advanced integrated circuits 2023☆28Updated 8 months ago
- repository for a bandgap voltage reference in SKY130 technology☆34Updated last year
- Sandbox for experimenting with Ngspice and open PDKs in Google Colab☆21Updated 5 months ago
- Python library for SerDes modelling☆56Updated 3 months ago
- This project shows how to design a clock bootstrapped circuit to improve the nonlinearity of the switch used in Track & Hold circuit. A c…☆9Updated 5 years ago
- PLL Designs on Skywater 130nm MPW☆20Updated 11 months ago
- ☆69Updated last month
- BAG framework☆22Updated 3 months ago
- ADC Performance Survey 1997-2024 (ISSCC & VLSI Circuit Symposium)☆165Updated 3 months ago
- Parametric layout generator for digital, analog and mixed-signal integrated circuits☆49Updated this week
- Two Stage CMOS Operational Amplifier IP Design using Skywater 130nm Technology☆11Updated 2 years ago
- Verilog-A simulation models☆53Updated 3 weeks ago
- A 10bit SAR ADC in Sky130☆19Updated last year
- This project discusses the design of an 8-bit asynchronous successive approximation register (SAR) analog-to-digital converter (ADC) impl…☆140Updated 8 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆62Updated 3 years ago
- Successive Approximation Register (SAR) ADC Digital Calibration (in Matlab)☆46Updated 6 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆54Updated 4 years ago
- Cadence SKILL utilities that have boosted my productivity considerably for 10+ years.☆38Updated last week
- Circuit Automatic Characterization Engine☆45Updated 2 weeks ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆55Updated last month
- This library is an attempt to make transistor sizing for Analog design less painful.☆14Updated 10 months ago
- Cadence Virtuoso Design Management System☆33Updated last year
- EE 628: Analysis and Design of Integrated Circuits (University of Hawaiʻi at Mānoa)☆129Updated last week