Algorithm to hardware compilation tools (e.g. C to VHDL).
☆44Nov 30, 2025Updated 7 months ago
Alternatives and similar repositories for ahir
Users that are interested in ahir are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- vhdl related contents☆11Apr 27, 2020Updated 6 years ago
- Library for reading Xilinx .bit bitstream file headers with metadata extraction☆14Apr 7, 2026Updated 2 months ago
- Recipe for FPGA cooking☆12Mar 15, 2019Updated 7 years ago
- An 8-bit multiplier is synthesized and simulated in Xilinx ISE using Verilog HDL. The multiplication is performed using Vedic Mathematics…☆10Jul 27, 2020Updated 5 years ago
- HLS code for Network on Chip (NoC)☆23Sep 11, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim☆14May 8, 2021Updated 5 years ago
- ☆17May 9, 2022Updated 4 years ago
- general-cores☆21Jul 16, 2025Updated 11 months ago
- Hardware Description Language Translator☆19Jun 9, 2026Updated 3 weeks ago
- ☆29May 5, 2022Updated 4 years ago
- ☆18Sep 16, 2020Updated 5 years ago
- Network on Chip for MPSoC☆28Jun 16, 2026Updated 2 weeks ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆39Jun 16, 2026Updated 2 weeks ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆35Jun 23, 2026Updated last week
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- The Verilog source code for DRUM approximate multiplier.☆32May 4, 2023Updated 3 years ago
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Jun 9, 2026Updated 3 weeks ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- Open5GS EPC & OpenAirInterface UE / RAN Sample Configuration☆24May 5, 2024Updated 2 years ago
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Jan 23, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A vhdl package for reading and writing bitmap files.☆12Jan 9, 2018Updated 8 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 4 years ago
- =nil; Foundation's Algebraic Operations and Structures Module☆10May 26, 2024Updated 2 years ago
- This repository is about video compression, and more specifically about the motion estimation block (ME block) of a video encoder. It is …☆13Sep 14, 2020Updated 5 years ago
- Direct Access Memory for MPSoC☆13Jun 16, 2026Updated 2 weeks ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Jun 19, 2026Updated last week
- ☆11Jan 25, 2023Updated 3 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- implement PCIE devices using C or VHDL and test them against a QEMU virtualized architecture☆109Jun 23, 2018Updated 8 years ago
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated last year
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 11 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 6 months ago