Algorithm to hardware compilation tools (e.g. C to VHDL).
☆43Nov 30, 2025Updated 3 months ago
Alternatives and similar repositories for ahir
Users that are interested in ahir are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- vhdl related contents☆11Apr 27, 2020Updated 5 years ago
- Xilinx Bitstream Format Library. Easily read .bit files from C programs.☆14Nov 16, 2015Updated 10 years ago
- Recipe for FPGA cooking☆11Mar 15, 2019Updated 7 years ago
- An 8-bit multiplier is synthesized and simulated in Xilinx ISE using Verilog HDL. The multiplication is performed using Vedic Mathematics…☆10Jul 27, 2020Updated 5 years ago
- Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim☆13May 8, 2021Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- general-cores☆21Jul 16, 2025Updated 8 months ago
- Hardware Description Language Translator☆18Feb 28, 2026Updated last month
- ☆29May 5, 2022Updated 3 years ago
- ☆18Sep 16, 2020Updated 5 years ago
- Network on Chip for MPSoC☆28Feb 28, 2026Updated last month
- All the projects and assignments done as part of VLSI course.☆20Sep 23, 2020Updated 5 years ago
- VeriPy is a python based Verilog/Systemverilog automation tool. It automates ports/wire/reg/logic declarations, sub-module Instantiation,…☆35Mar 23, 2026Updated last week
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 2 weeks ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Common code library☆14Feb 3, 2018Updated 8 years ago
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- Example designs for using Ethernet FMC without a processor (ie. state machine based)☆34Feb 19, 2026Updated last month
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- The Verilog source code for DRUM approximate multiplier.☆32May 4, 2023Updated 2 years ago
- Open5GS EPC & OpenAirInterface UE / RAN Sample Configuration☆24May 5, 2024Updated last year
- SIMPLE MAGIC: Synthesis and In-memory MaPping of Logic Execution for Memristor Aided loGIC☆15Jan 23, 2020Updated 6 years ago
- A vhdl package for reading and writing bitmap files.☆11Jan 9, 2018Updated 8 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Open source FPGA cores for digital signal processing (push mirror from gitlab.com/theseus-cores/theseus-cores)☆16Aug 16, 2021Updated 4 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- This repository is about video compression, and more specifically about the motion estimation block (ME block) of a video encoder. It is …☆12Sep 14, 2020Updated 5 years ago
- Direct Access Memory for MPSoC☆13Feb 28, 2026Updated last month
- 4th RISC-V Workshop Tutorials☆13Jul 19, 2016Updated 9 years ago
- C# projects that use ANTLR4 library to analyse VHDL and Verilog code☆11Feb 28, 2015Updated 11 years ago
- ☆10Jan 25, 2023Updated 3 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Mar 22, 2026Updated last week
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated 11 months ago
- NordVPN Threat Protection Pro™ • AdTake your cybersecurity to the next level. Block phishing, malware, trackers, and ads. Lightweight app that works with all browsers.
- A configuration controller solution allowing a Zynq device to configure downstream FPGAs☆14Oct 5, 2015Updated 10 years ago
- Open-source FPGA research and prototyping framework.☆210Aug 8, 2024Updated last year
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 10 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 3 months ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- Collection of hardware description languages writings and code snippets☆28Jan 29, 2015Updated 11 years ago