madhavPdesai / ahirLinks
Algorithm to hardware compilation tools (e.g. C to VHDL).
☆41Updated 3 weeks ago
Alternatives and similar repositories for ahir
Users that are interested in ahir are comparing it to the libraries listed below
Sorting:
- SymbiFlow WIP changes for Verilog to Routing -- Open Source CAD Flow for FPGA Research☆38Updated last year
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Open Processor Architecture☆26Updated 9 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- A collection of awesome MyHDL tutorials, projects and third-party tools.☆93Updated 4 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- ☆64Updated 6 years ago
- ☆112Updated 4 years ago
- Regression test suite for Icarus Verilog. (OBSOLETE)☆115Updated 2 years ago
- Demo SoC for SiliconCompiler.☆60Updated 2 weeks ago
- FOS - FPGA Operating System☆71Updated 4 years ago
- Random ideas and interesting ideas for things we hope to eventually do.☆87Updated 3 years ago
- Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow☆89Updated 6 months ago
- Core description files for FuseSoC☆124Updated 5 years ago
- A utility for Composing FPGA designs from Peripherals☆184Updated 8 months ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆141Updated 2 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Fine Grain FPGA Overlay Architecture and Tools☆26Updated 3 years ago
- FPGA tool performance profiling☆102Updated last year
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆56Updated 5 years ago
- FuseSoC standard core library☆147Updated 3 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- OpenFPGA☆34Updated 7 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Generic Logic Interfacing Project☆47Updated 5 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 4 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago