rapidstream-org / rapidstream-tapaLinks
RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.
☆170Updated this week
Alternatives and similar repositories for rapidstream-tapa
Users that are interested in rapidstream-tapa are comparing it to the libraries listed below
Sorting:
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆143Updated this week
- An integrated CGRA design framework☆89Updated 2 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- ☆86Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- ☆44Updated this week
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆122Updated 5 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Vitis HLS Library for FINN☆198Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆33Updated 2 weeks ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆152Updated 2 years ago
- ☆53Updated 2 months ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆199Updated 3 years ago
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆192Updated 4 years ago
- A scalable High-Level Synthesis framework on MLIR☆259Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆53Updated 2 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆132Updated last year
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- ☆94Updated 11 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆72Updated 3 weeks ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago