rapidstream-org / rapidstream-tapaLinks
RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.
☆174Updated last week
Alternatives and similar repositories for rapidstream-tapa
Users that are interested in rapidstream-tapa are comparing it to the libraries listed below
Sorting:
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆136Updated 2 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆150Updated this week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 10 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- An Open-Source Tool for CGRA Accelerators☆67Updated 4 months ago
- An integrated CGRA design framework☆90Updated 5 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆222Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- ☆87Updated last year
- ☆57Updated 5 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆155Updated 2 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆44Updated 3 weeks ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆156Updated last month
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated last month
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- Library of approximate arithmetic circuits☆55Updated 2 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆200Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆114Updated 2 months ago
- RTL implementation of Flex-DPE.☆110Updated 5 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago
- ☆49Updated last month
- A DSL for Systolic Arrays☆80Updated 6 years ago
- CGRA Compilation Framework☆86Updated 2 years ago
- HLS-based Graph Processing Framework on FPGAs☆148Updated 2 years ago
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- ☆24Updated 4 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆68Updated 5 months ago