☆24Feb 15, 2013Updated 13 years ago
Alternatives and similar repositories for ArduLogic
Users that are interested in ArduLogic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆18Sep 29, 2017Updated 8 years ago
- understanding the tinyfpga bootloader☆25Apr 22, 2018Updated 8 years ago
- Various projects aiming at unlocking and programming the MINI54ZAN microcontroller☆17Sep 30, 2020Updated 5 years ago
- The binaries for SaxonSoc Linux and other configurations☆18Mar 23, 2023Updated 3 years ago
- ESP32 PS/2 emulator☆15Jan 11, 2020Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43May 24, 2020Updated 6 years ago
- nMigen examples for the ULX3S board☆16Nov 30, 2020Updated 5 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- USB Full-Speed core written in migen/LiteX☆43Mar 14, 2019Updated 7 years ago
- Experimental Lattice ECP5-driven Data Center Security Communication Module☆22Jul 22, 2024Updated 2 years ago
- Verilog example programs for TinyFPGA☆24Nov 8, 2019Updated 6 years ago
- Fast Setup for Proof by Reflection, in Two Lines of Ltac.☆14Jan 12, 2021Updated 5 years ago
- Velo is a tiny language (STLC + Hutton's Razor with Bools) to showcase & explore efficient verified implementations in Idris2.☆16Apr 3, 2023Updated 3 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆24Nov 15, 2018Updated 7 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Minimal PID 1 for initramfs☆19Jan 16, 2025Updated last year
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆32Oct 30, 2015Updated 10 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- A simple optics library based on existential encoding☆14Apr 28, 2022Updated 4 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- VHDL simulation model for PADAUK PDK microcontrollers☆22May 20, 2020Updated 6 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 5 years ago
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- NixOS-based USB rescue image☆18Oct 30, 2023Updated 2 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- Colecciones para el tutorial Electrónica digital para Makers con FPGAs Libres☆11Dec 4, 2018Updated 7 years ago
- A well-typed Directed Acyclic Graph in Haskell☆13Jan 25, 2015Updated 11 years ago
- An extension that adds strikethrough text support to Sphinx☆14May 11, 2026Updated 3 months ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- An example of how to package Coreboot in Nix☆19May 3, 2021Updated 5 years ago
- DVI to LVDS Verilog converter☆25Sep 3, 2016Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Whisk: 16-bit serial processor for TT02☆13Sep 30, 2024Updated last year
- A Coq plugin that implements exceptions in Coq☆13Jan 7, 2021Updated 5 years ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- open-source electronics prototyping platform☆28Jan 31, 2017Updated 9 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆37Sep 5, 2021Updated 4 years ago
- uboot for Rigol DS1xxxZ Oscilloscope☆31Mar 15, 2017Updated 9 years ago
- Saleae ARM Serial Wire Debug (SWD) Analyzer☆19Mar 27, 2026Updated 4 months ago