cliffordwolf / ArduLogicLinks
☆24Updated 12 years ago
Alternatives and similar repositories for ArduLogic
Users that are interested in ArduLogic are comparing it to the libraries listed below
Sorting:
- This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017☆46Updated 6 years ago
- ice40 USB Analyzer☆58Updated 5 years ago
- understanding the tinyfpga bootloader☆24Updated 7 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- FPGA ULX2/3 JTAG programmer☆40Updated 2 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆32Updated 3 years ago
- ICE40 FPGA Cape for Beaglebone☆51Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆42Updated 6 years ago
- Bootloader for Fomu☆103Updated 2 years ago
- micropython ESP32 programmer/flasher for ECP5 JTAG☆71Updated 2 months ago
- Utilities for the ECP5 FPGA☆18Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- My pergola FPGA projects☆30Updated 4 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago
- Utilities for working with a Wishbone bus in an embedded device☆44Updated last month
- Low-cost ECP5 FPGA development board☆77Updated 4 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated 2 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆26Updated 3 years ago
- ☆25Updated 6 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆33Updated 6 years ago
- ☆61Updated last year
- ☆44Updated 4 months ago
- CRUVI Standard Specifications☆19Updated last year
- multi protocol interface tool☆23Updated 7 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- verilog core for ws2812 leds☆33Updated 3 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆68Updated 2 years ago
- Repository and Wiki for Chip Hack events.☆51Updated 4 years ago
- Example code in Verilog for the Blackice II FPGA☆28Updated 5 years ago
- ☆20Updated last year