n-kremeris / verilator_basicsView external linksLinks
☆72Feb 14, 2023Updated 3 years ago
Alternatives and similar repositories for verilator_basics
Users that are interested in verilator_basics are comparing it to the libraries listed below
Sorting:
- ☆12May 21, 2020Updated 5 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Jun 21, 2023Updated 2 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- ☆116Nov 11, 2025Updated 3 months ago
- A tool to run litmus tests on bare-metal hardware☆13Mar 13, 2017Updated 8 years ago
- GSI Timing Gateware and Tools☆14Updated this week
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Feb 3, 2026Updated 2 weeks ago
- Quickstart guide on Icarus Verilog.☆41Jun 18, 2020Updated 5 years ago
- Overloaded Record Fields implementation based on GHC prototypes.☆14Mar 6, 2017Updated 8 years ago
- SGMII☆13Jul 17, 2014Updated 11 years ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Mar 4, 2024Updated last year
- The official website of One Student One Chip project.☆11Feb 5, 2026Updated last week
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Learn UVM by small projects☆17Aug 31, 2021Updated 4 years ago
- ePIC (Embedded PIC) example: kernel and relocatable loadable app☆14Oct 27, 2023Updated 2 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- 21Summer-VE370-Intro-to-Computer-Organization-Projects: -Project1: RISC-V Assembly, simluating c code. -Project2: 1.RISC-V64 sin…☆14Apr 11, 2023Updated 2 years ago
- ☆12Mar 1, 2021Updated 4 years ago
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆18Aug 27, 2025Updated 5 months ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated last week
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- ☆17Oct 7, 2025Updated 4 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Jan 12, 2026Updated last month
- Qemu tracing plugin using SimPoints☆17Sep 12, 2024Updated last year
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Sep 29, 2024Updated last year
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆20Nov 13, 2024Updated last year
- A simulator integrates ChampSim and Ramulator.☆19Aug 18, 2025Updated 5 months ago
- Narzędzie do porównywania i przygotowywania importów uwolnionych danych państwowych do OpenStreetMap (OSM).☆16Mar 30, 2025Updated 10 months ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Jan 8, 2026Updated last month
- ☆21Mar 30, 2023Updated 2 years ago
- A reliable, real-time subsystem for the Carfield SoC☆18Dec 2, 2025Updated 2 months ago
- ☆13Aug 22, 2022Updated 3 years ago
- Example of Python and PyTest powered workflow for a HDL simulation☆15Jan 17, 2021Updated 5 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆18Nov 23, 2023Updated 2 years ago
- ☆14Apr 29, 2024Updated last year
- GF180 ASIC tapeout of a 2x2 MAC with DFT infrastructure☆44Jan 13, 2026Updated last month
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month