An implementation of the Advanced Encryption Standard (AES) encryption algorithm using Verilog supporting AES-128, AES-192, and AES-256 encryption/decryption
☆17Jun 7, 2025Updated last year
Alternatives and similar repositories for AES-Verilog
Users that are interested in AES-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆35Dec 10, 2021Updated 4 years ago
- SHA-1,SHA-256,SHA-512 Secure Hash Generator written in VHDL(RTL) for FPGA(Xilinx and Altera).☆12Oct 14, 2017Updated 8 years ago
- Hardware Accelerator for AES 128-bit Encryption and Decryption implemented (in Verilog) in Altera's FPGA board.☆19Dec 16, 2017Updated 8 years ago
- ☆14Apr 13, 2025Updated last year
- DMA Project using Verilog HDL☆15Dec 26, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 6 years ago
- ☆13Nov 18, 2022Updated 3 years ago
- Open sourced implementation of a prototype for Hyperledger Fabric chaincode execution with OP-TEE. This work is part of the master thesis…☆14Sep 10, 2019Updated 6 years ago
- This is a project meant to be run on an FPGA that was Implemented in the Verilog HDL using Xilinx ISE design suite.☆26May 12, 2020Updated 6 years ago
- 第九届全国大学生集成电路创新创业大赛——数字SoC设计赛道竞业达杯作品（华南赛区二等奖）☆32Aug 17, 2026Updated 2 weeks ago
- OP-TEE Trusted Applications vulnerable to memory corruption bugs.☆17Jul 3, 2020Updated 6 years ago
- Trusted side of the TEE☆14Jun 10, 2026Updated 2 months ago
- Group administration repository for Tech: IOPMP Task Group☆13Dec 19, 2024Updated last year
- ☆12Jun 22, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 6 years ago
- ☆10Oct 8, 2021Updated 4 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- File transfer over TCP using sockets in Linux. Original code @ https://github.com/scalpelx/Transfer_File☆14Feb 25, 2018Updated 8 years ago
- 中国科学院大学研究生课程-高级人工智能☆10Jan 8, 2022Updated 4 years ago
- ☆28Mar 4, 2025Updated last year
- Accelerate multihead attention transformer model using HLS for FPGA☆13Dec 7, 2023Updated 2 years ago
- Flexible and useful vim folding switcher☆14Oct 30, 2021Updated 4 years ago
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆29Jul 23, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 中国科学院大学2023-2024课程（更新中）☆12Jan 12, 2026Updated 7 months ago
- UCAS COURSES - 2021 (Computer Architecture)☆11Jul 7, 2022Updated 4 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆146Jul 31, 2022Updated 4 years ago
- ☆17May 1, 2024Updated 2 years ago
- ☆12Nov 24, 2023Updated 2 years ago
- differential fault analysis attacks (DFA) against SM4☆17Jun 6, 2024Updated 2 years ago
- ☆10Jan 3, 2022Updated 4 years ago
- Dual-attention Enhanced Spatial Transcriptomics Denoiser☆13May 8, 2025Updated last year
- ☆23Jun 23, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 基于FPGA的FFT算法并行优化☆13Mar 7, 2024Updated 2 years ago
- Verilog program☆16Jul 27, 2020Updated 6 years ago
- This repository describes two frameworks which can be used for pre-Silicon power side-channel analysis of digital circuit designs (i.e., …☆16Feb 16, 2022Updated 4 years ago
- Attentionlego☆13Jan 24, 2024Updated 2 years ago
- MLKEM implementation optimized for embedded microcontrollers☆30Dec 1, 2025Updated 9 months ago
- 中国科学院大学（国科大）研一课程☆19May 24, 2023Updated 3 years ago
- Design Verification Engineer interview preparation guide.☆56Jul 20, 2025Updated last year