An implementation of the Advanced Encryption Standard (AES) encryption algorithm using Verilog supporting AES-128, AES-192, and AES-256 encryption/decryption
☆16Jun 7, 2025Updated last year
Alternatives and similar repositories for AES-Verilog
Users that are interested in AES-Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An Accelerator for Convolution layer designed with Vivado HLS.☆10Dec 4, 2020Updated 5 years ago
- Hardware Accelerator for AES 128-bit Encryption and Decryption implemented (in Verilog) in Altera's FPGA board.☆19Dec 16, 2017Updated 8 years ago
- ☆14Apr 13, 2025Updated last year
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆17Jun 24, 2020Updated 6 years ago
- ☆25Oct 3, 2025Updated 9 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆24Feb 10, 2024Updated 2 years ago
- ☆13Nov 18, 2022Updated 3 years ago
- Open sourced implementation of a prototype for Hyperledger Fabric chaincode execution with OP-TEE. This work is part of the master thesis…☆14Sep 10, 2019Updated 6 years ago
- 第九届全国大学生集成电路创新创业大赛——数字SoC设计赛道竞业达杯作品（华南赛区二等奖）☆30May 5, 2026Updated 2 months ago
- OP-TEE Trusted Applications vulnerable to memory corruption bugs.☆17Jul 3, 2020Updated 6 years ago
- Trusted side of the TEE☆14Jun 10, 2026Updated last month
- C Crypto library supporting DES, AES128, SHA256, CCM-AES128, ECDSA, ECDH, PKCS#1 v1.5☆15Jan 24, 2022Updated 4 years ago
- Group administration repository for Tech: IOPMP Task Group☆13Dec 19, 2024Updated last year
- ☆39Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆12Jun 22, 2023Updated 3 years ago
- ☆10Oct 8, 2021Updated 4 years ago
- File transfer over TCP using sockets in Linux. Original code @ https://github.com/scalpelx/Transfer_File☆14Feb 25, 2018Updated 8 years ago
- 中国科学院大学研究生课程-高级人工智能☆10Jan 8, 2022Updated 4 years ago
- ☆28Mar 4, 2025Updated last year
- A cycle-accurate RISC-V CPU simulator + RTL modeling library in pure Python.☆19Aug 27, 2025Updated 10 months ago
- ucas course information for students majoring in computer architecture.☆12Jul 7, 2024Updated 2 years ago
- Accelerate multihead attention transformer model using HLS for FPGA☆13Dec 7, 2023Updated 2 years ago
- Flexible and useful vim folding switcher☆14Oct 30, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆29Jul 23, 2024Updated 2 years ago
- 中国科学院大学2023-2024课程（更新中）☆12Jan 12, 2026Updated 6 months ago
- UCAS COURSES - 2021 (Computer Architecture)☆11Jul 7, 2022Updated 4 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆142Jul 31, 2022Updated 3 years ago
- ☆17May 1, 2024Updated 2 years ago
- My Solutions to Leetcode problems. All solutions support C++ language, some support Java and Python. Multiple solutions will be given by …☆18Oct 31, 2018Updated 7 years ago
- ☆12Nov 24, 2023Updated 2 years ago
- ☆10Jan 3, 2022Updated 4 years ago
- ☆23Jun 23, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Dual-attention Enhanced Spatial Transcriptomics Denoiser☆13May 8, 2025Updated last year
- 基于FPGA的FFT算法并行优化☆13Mar 7, 2024Updated 2 years ago
- Android user space components for the Trustonic Trusted Execution Environment☆38Sep 29, 2015Updated 10 years ago
- Verilog program☆16Jul 27, 2020Updated 5 years ago
- This repository describes two frameworks which can be used for pre-Silicon power side-channel analysis of digital circuit designs (i.e., …☆16Feb 16, 2022Updated 4 years ago
- Attentionlego☆13Jan 24, 2024Updated 2 years ago
- MLKEM implementation optimized for embedded microcontrollers☆30Dec 1, 2025Updated 7 months ago