Verilog Extensions for Emacs
☆65Apr 30, 2026Updated last week
Alternatives and similar repositories for verilog-ext
Users that are interested in verilog-ext are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL Extensions for Emacs☆37Nov 18, 2025Updated 5 months ago
- Emacs Verilog Tree-sitter Major-mode☆12Apr 29, 2026Updated last week
- fpga.el - FPGA & ASIC Utils for Emacs☆21Apr 7, 2026Updated last month
- A simple Emacs minor mode for VUnit☆12Jul 14, 2025Updated 9 months ago
- Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.☆286Apr 14, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Manage SSH tunnels from Emacs☆28Dec 18, 2023Updated 2 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- Handle drawio in orgmode☆19Feb 13, 2024Updated 2 years ago
- Diff sexps based on Levenshtein-like edit distance☆10Mar 22, 2020Updated 6 years ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,834Mar 13, 2026Updated last month
- Use org mode to generate resume.☆26Mar 1, 2022Updated 4 years ago
- Share text/file between your computer and phone☆16Nov 4, 2021Updated 4 years ago
- This Anki plugin makes workflow that going back to your original org-heading and text easily without any extra backlink field.☆16May 8, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Automatically save files without temporary files to protect your finger. ;)☆93Jan 12, 2026Updated 3 months ago
- Wraplish 是一个在 Unicode 与英文之间加上空格的Emacs插件,☆22Feb 18, 2025Updated last year
- A Emacs note package inspired by Visual Studio Code's Linenote.☆37Dec 31, 2024Updated last year
- SystemVerilog tree-sitter grammar☆50Apr 30, 2026Updated last week
- SystemVerilog language server☆574Apr 2, 2026Updated last month
- Some useful functions to process pdf file☆20Sep 13, 2025Updated 7 months ago
- ☆70Apr 17, 2025Updated last year
- Format only modified code in Emacs☆11Mar 15, 2024Updated 2 years ago
- ☆23Dec 31, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Context-based actions for Emacs☆18Jan 9, 2021Updated 5 years ago
- ☆18Jan 1, 2025Updated last year
- Major mode for RISC V assembly☆22Sep 16, 2022Updated 3 years ago
- 🎨Preview any color in your buffer☆125Mar 25, 2026Updated last month
- Manage your Anki cards in Emacs.☆35Feb 24, 2024Updated 2 years ago
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 6 years ago
- Use Consult in tandem with Denote☆59Apr 24, 2026Updated last week
- Launch TUI commands in an external terminal asynchronously💪 , seamlessly integrating callbacks within Emacs⚡. Elevate your Emacs experie…☆189Mar 17, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Infix operators for Emacs Lisp☆29Sep 14, 2021Updated 4 years ago
- Emacs Eglot support for clangd inactiveRegions LSP extension and ccls skippedRanges. Dim inactive ifdef code following build time options…☆29Mar 26, 2025Updated last year
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 3 years ago
- ☆133Nov 17, 2025Updated 5 months ago
- Memory-mapped VGA display for Xilinx/Zynq/Zedboard, with demo code for using it.☆15Feb 26, 2018Updated 8 years ago
- Perl 单行解释中文版☆12Dec 20, 2018Updated 7 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago