Alternatives and similar repositories for verilog-ext

Users that are interested in verilog-ext are comparing it to the libraries listed below

• gmlarumbe / vhdl-ext
  VHDL Extensions for Emacs
  ☆35Updated last week
• veripool / verilog-mode
  Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.
  ☆277Updated 3 weeks ago
• gmlarumbe / verilog-ts-mode
  Emacs Verilog Tree-sitter Major-mode
  ☆11Updated last month
• embed-me / vunit-mode
  A simple Emacs minor mode for VUnit
  ☆12Updated 4 months ago
• gmlarumbe / fpga
  fpga.el - FPGA & ASIC Utils for Emacs
  ☆22Updated last week
• dallingham / verilog-mode-snippets
  A set of yasnippets for emacs that assist with SystemVerilog
  ☆11Updated 14 years ago
• jwwebbopen / SystemVerilogTools
  Tools for SystemVerilog development.
  ☆15Updated 7 years ago
• Remillard / VHDL-Mode
  A package for Sublime Text that aids coding in the VHDL language.
  ☆42Updated 2 years ago
• wyvernSemi / eccExamples
  Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material
  ☆11Updated last year
• imc-trading / svlangserver
  ☆125Updated last week
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆217Updated last year
• cluelogic / cluelib
  A generic class library in SystemVerilog
  ☆85Updated 4 years ago
• jwwebbopen / VerilogTools
  Tools for Verilog HDL development.
  ☆10Updated 13 years ago
• vim-scripts / verilog_emacsauto.vim
  verilog filetype plugin to enable emacs verilog-mode autos
  ☆17Updated 3 years ago
• csantosb / vhdl-tools
  Easier navigation of VHDL sources
  ☆12Updated 5 years ago
• verilator / verilator-announce
  Announcements related to Verilator
  ☆43Updated 3 weeks ago
• svunit / svunit
  ☆208Updated 8 months ago
• mxg / svx
  SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity
  ☆32Updated last year
• nosnhojn / uvm-utest
  ☆18Updated 10 years ago
• pbing / ibex_wb
  RISC-V Ibex core with Wishbone B4 interface
  ☆17Updated 7 months ago
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆203Updated 8 years ago
• mxg / topaz
  ☆26Updated last year
• leds-lab / redscarf
  System-on-Chip Interconnection Network - Simulation Environment (front-end)
  ☆15Updated 2 years ago
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆143Updated last week
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆254Updated 9 months ago
• cclienti / svmodule
  SystemVerilog & Verilog Module I/O parser and printer
  ☆25Updated 4 years ago
• dovstamler / uvm_agents
  UVM agents
  ☆83Updated 8 years ago
• accellera / uvm
  ☆57Updated 9 years ago
• paradigm-works / uvmtb_template
  Simple UVM testbench development using the uvmtb_template files
  ☆21Updated 10 months ago
• kactus2 / kactus2dev
  Kactus2 is a graphical EDA tool based on the IP-XACT standard.
  ☆238Updated this week