Alternatives and similar repositories for verilog-ext

Users that are interested in verilog-ext are comparing it to the libraries listed below

• gmlarumbe / vhdl-ext
  VHDL Extensions for Emacs
  ☆35Updated last month
• gmlarumbe / verilog-ts-mode
  Emacs Verilog Tree-sitter Major-mode
  ☆11Updated 2 months ago
• veripool / verilog-mode
  Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.
  ☆279Updated last month
• embed-me / vunit-mode
  A simple Emacs minor mode for VUnit
  ☆12Updated 5 months ago
• gmlarumbe / fpga
  fpga.el - FPGA & ASIC Utils for Emacs
  ☆22Updated last month
• dallingham / verilog-mode-snippets
  A set of yasnippets for emacs that assist with SystemVerilog
  ☆11Updated 14 years ago
• Remillard / VHDL-Mode
  A package for Sublime Text that aids coding in the VHDL language.
  ☆42Updated 2 years ago
• imc-trading / svlangserver
  ☆126Updated last month
• wyvernSemi / eccExamples
  Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material
  ☆11Updated last year
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆218Updated last year
• svunit / svunit
  ☆207Updated 9 months ago
• jwwebbopen / SystemVerilogTools
  Tools for SystemVerilog development.
  ☆15Updated 7 years ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆256Updated 10 months ago
• cluelogic / cluelib
  A generic class library in SystemVerilog
  ☆85Updated 4 years ago
• vim-scripts / verilog_emacsauto.vim
  verilog filetype plugin to enable emacs verilog-mode autos
  ☆17Updated 3 years ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆489Updated this week
• cluelogic / uvm-tutorial-for-candy-lovers
  Source code repo for UVM Tutorial for Candy Lovers
  ☆203Updated 8 years ago
• rggen / rggen
  Code generation tool for control and status registers
  ☆435Updated 2 weeks ago
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆430Updated 3 months ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆144Updated last year
• veripool / vcddiff
  Basic VCD comparison tool, for Verilator testing
  ☆22Updated 3 weeks ago
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆102Updated 7 months ago
• jwwebbopen / VerilogTools
  Tools for Verilog HDL development.
  ☆10Updated 13 years ago
• OSVVM / OSVVM
  OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...
  ☆251Updated last week
• kactus2 / kactus2dev
  Kactus2 is a graphical EDA tool based on the IP-XACT standard.
  ☆240Updated this week
• leds-lab / redscarf
  System-on-Chip Interconnection Network - Simulation Environment (front-end)
  ☆15Updated 2 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆686Updated this week
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆143Updated last week
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆351Updated last week
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆302Updated 2 months ago