gmlarumbe / verilog-extLinks
Verilog Extensions for Emacs
☆61Updated last week
Alternatives and similar repositories for verilog-ext
Users that are interested in verilog-ext are comparing it to the libraries listed below
Sorting:
- VHDL Extensions for Emacs☆34Updated 3 months ago
- Emacs Verilog Tree-sitter Major-mode☆12Updated this week
- Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.☆272Updated 5 months ago
- A simple Emacs minor mode for VUnit☆12Updated last week
- fpga.el - FPGA & ASIC Utils for Emacs☆22Updated 3 months ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Updated 13 years ago
- ☆115Updated last year
- Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material☆11Updated last year
- Repurposing existing HDL tools to help writing better code☆214Updated last year
- Tools for SystemVerilog development.☆15Updated 7 years ago
- A package for Sublime Text that aids coding in the VHDL language.☆41Updated last year
- ☆204Updated 4 months ago
- A generic class library in SystemVerilog☆84Updated 4 years ago
- verilog filetype plugin to enable emacs verilog-mode autos☆17Updated 3 years ago
- SystemVerilog tree-sitter grammar☆24Updated this week
- UVM 1.2 port to Python☆252Updated 5 months ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆137Updated last year
- Tools for Verilog HDL development.☆10Updated 12 years ago
- ☆22Updated 11 months ago
- SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity☆29Updated 11 months ago
- Language server based on ghdl☆95Updated 2 months ago
- Source code repo for UVM Tutorial for Candy Lovers☆192Updated 8 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆399Updated last week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆137Updated 3 weeks ago
- SystemVerilog & Verilog Module I/O parser and printer☆25Updated 3 years ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆24Updated 6 years ago
- The UVM written in Python☆440Updated this week
- Announcements related to Verilator☆39Updated 5 years ago
- ☆18Updated 10 years ago
- Code generation tool for control and status registers☆406Updated last month