Alternatives and similar repositories for verilog-ext

Users that are interested in verilog-ext are comparing it to the libraries listed below

• gmlarumbe / vhdl-ext
  VHDL Extensions for Emacs
  ☆35Updated last week
• gmlarumbe / verilog-ts-mode
  Emacs Verilog Tree-sitter Major-mode
  ☆11Updated last week
• veripool / verilog-mode
  Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.
  ☆274Updated 2 months ago
• embed-me / vunit-mode
  A simple Emacs minor mode for VUnit
  ☆12Updated 3 months ago
• gmlarumbe / fpga
  fpga.el - FPGA & ASIC Utils for Emacs
  ☆22Updated last week
• dallingham / verilog-mode-snippets
  A set of yasnippets for emacs that assist with SystemVerilog
  ☆11Updated 13 years ago
• imc-trading / svlangserver
  ☆120Updated last year
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆217Updated last year
• Remillard / VHDL-Mode
  A package for Sublime Text that aids coding in the VHDL language.
  ☆42Updated 2 years ago
• wyvernSemi / eccExamples
  Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material
  ☆11Updated last year
• jwwebbopen / SystemVerilogTools
  Tools for SystemVerilog development.
  ☆15Updated 7 years ago
• csantosb / vhdl-tools
  Easier navigation of VHDL sources
  ☆12Updated 5 years ago
• svunit / svunit
  ☆208Updated 7 months ago
• kactus2 / kactus2dev
  Kactus2 is a graphical EDA tool based on the IP-XACT standard.
  ☆233Updated this week
• pyuvm / pyuvm
  The UVM written in Python
  ☆464Updated this week
• cluelogic / cluelib
  A generic class library in SystemVerilog
  ☆85Updated 4 years ago
• vim-scripts / verilog_emacsauto.vim
  verilog filetype plugin to enable emacs verilog-mode autos
  ☆17Updated 3 years ago
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆100Updated 5 months ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆253Updated 8 months ago
• gmlarumbe / tree-sitter-systemverilog
  SystemVerilog tree-sitter grammar
  ☆38Updated this week
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆420Updated last month
• mxg / topaz
  ☆26Updated last year
• rggen / rggen
  Code generation tool for control and status registers
  ☆427Updated last month
• leds-lab / redscarf
  System-on-Chip Interconnection Network - Simulation Environment (front-end)
  ☆15Updated 2 years ago
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆108Updated 11 months ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆140Updated last year
• accellera / uvm
  ☆57Updated 9 years ago
• chipsalliance / UHDM
  Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …
  ☆234Updated last month
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆293Updated 2 weeks ago
• Xilinx / libsystemctlm-soc
  SystemC/TLM-2.0 Co-simulation framework
  ☆257Updated 4 months ago