gmlarumbe / verilog-ext

Related projects ⓘ

Alternatives and complementary repositories for verilog-ext

• gmlarumbe / vhdl-ext
  VHDL Extensions for Emacs
  ☆30Updated last month
• gmlarumbe / verilog-ts-mode
  Emacs Verilog Tree-sitter Major-mode
  ☆10Updated 2 months ago
• veripool / verilog-mode
  Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.
  ☆262Updated 2 weeks ago
• embed-me / vunit-mode
  A simple Emacs minor mode for VUnit
  ☆12Updated last year
• gmlarumbe / fpga
  fpga.el - FPGA & ASIC Utils for Emacs
  ☆20Updated 2 months ago
• dallingham / verilog-mode-snippets
  A set of yasnippets for emacs that assist with SystemVerilog
  ☆11Updated 13 years ago
• imc-trading / svlangserver
  ☆100Updated 6 months ago
• veripool / verilog-perl
  Verilog parser, preprocessor, and related tools for the Verilog-Perl package
  ☆121Updated 10 months ago
• gmlarumbe / tree-sitter-systemverilog
  Rewrite of tree-sitter-verilog
  ☆15Updated last month
• wyvernSemi / eccExamples
  Error correction and detection example Verilog (hamming and Reed-Solomon) to accompany presentation material
  ☆10Updated 10 months ago
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆193Updated 5 months ago
• OSVVM / AXI4
  AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…
  ☆129Updated 3 weeks ago
• cluelogic / cluelib
  A generic class library in SystemVerilog
  ☆79Updated 3 years ago
• tree-sitter / tree-sitter-verilog
  SystemVerilog grammar for tree-sitter
  ☆93Updated 2 weeks ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆243Updated 8 months ago
• svunit / svunit
  ☆187Updated 2 weeks ago
• Nic30 / hwt
  VHDL/Verilog/SystemC code generator, simulator API written in python/c++
  ☆202Updated this week
• ncsu-eda / FreePDK3
  ☆119Updated 3 years ago
• jwwebbopen / VerilogTools
  Tools for Verilog HDL development.
  ☆11Updated 12 years ago
• mflowgen / freepdk-45nm
  ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen
  ☆151Updated 4 years ago
• fvutils / pyvsc
  Python packages providing a library for Verification Stimulus and Coverage
  ☆114Updated 2 months ago
• chipsalliance / uvm-verilator
  ☆75Updated last year
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆112Updated last month
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆142Updated 2 weeks ago
• merledu / caravan
  A caravan equipped with API for creating bus protocols in Chisel with ease.
  ☆13Updated this week
• The-OpenROAD-Project / OPENROAD_USERS_READ_ME_FIRST
  OpenROAD users should look at this repository first for instructions on getting started
  ☆101Updated 3 years ago
• AUCOHL / Fault
  A complete open-source design-for-testing (DFT) Solution
  ☆136Updated 3 weeks ago
• taichi-ishitani / tnoc
  Network on Chip Implementation written in SytemVerilog
  ☆158Updated 2 years ago
• eirikpre / VSCode-SystemVerilog
  SystemVerilog support in VS Code
  ☆127Updated last month
• ucb-bar / constellation
  A Chisel RTL generator for network-on-chip interconnects
  ☆177Updated this week