Verilog Extensions for Emacs
☆67Jul 16, 2026Updated last month
Alternatives and similar repositories for verilog-ext
Users that are interested in verilog-ext are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- VHDL Extensions for Emacs☆37Jul 16, 2026Updated last month
- Emacs Verilog Tree-sitter Major-mode☆12Jul 16, 2026Updated last month
- A simple Emacs minor mode for VUnit☆12Jul 14, 2025Updated last year
- Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.☆289Aug 10, 2026Updated last week
- fpga.el - FPGA & ASIC Utils for Emacs☆22Jul 16, 2026Updated last month
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Manage SSH tunnels from Emacs☆28Dec 18, 2023Updated 2 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- Diff sexps based on Levenshtein-like edit distance☆10Mar 22, 2020Updated 6 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,909Updated this week
- Share text/file between your computer and phone☆16Nov 4, 2021Updated 4 years ago
- Automatically save files without temporary files to protect your finger. ;)☆93Jan 12, 2026Updated 7 months ago
- Handle drawio in orgmode☆18Feb 13, 2024Updated 2 years ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- Use org mode to generate resume.☆26Mar 1, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SystemVerilog language server☆583Jul 28, 2026Updated 2 weeks ago
- A minimum configuration for Neovim targeting SystemVerilog that provides configuration for plugin management, a language server, tree-sit…☆29May 27, 2024Updated 2 years ago
- Major mode for RISC V assembly☆22Sep 16, 2022Updated 3 years ago
- ☆18Jan 1, 2025Updated last year
- Simple Verilog Parser In Python☆15Dec 31, 2017Updated 8 years ago
- A Emacs note package inspired by Visual Studio Code's Linenote.☆37Jul 6, 2026Updated last month
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆135Jul 17, 2019Updated 7 years ago
- This Anki plugin makes workflow that going back to your original org-heading and text easily without any extra backlink field.☆16May 8, 2024Updated 2 years ago
- Infix operators for Emacs Lisp☆29Sep 14, 2021Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆69Apr 17, 2025Updated last year
- VHDLproc is a VHDL preprocessor☆24May 12, 2022Updated 4 years ago
- Wraplish 是一个在 Unicode 与英文之间加上空格的Emacs插件,☆22Feb 18, 2025Updated last year
- ☆137Nov 17, 2025Updated 9 months ago
- Emacs direct libssh remote access☆22Jan 31, 2025Updated last year
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Perl 单行解释中文版☆12Dec 20, 2018Updated 7 years ago
- Tcl examples repository designed primarily for use with the latest version of the Libero® SoC Design Suite.☆11Jul 18, 2024Updated 2 years ago
- RTLCheck☆26Oct 9, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- my emacs config☆13Mar 12, 2026Updated 5 months ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 4 years ago
- A memory mapped VGA controller for ZedBoard☆13Feb 20, 2018Updated 8 years ago
- Open source EDA chip design flow☆50Mar 15, 2017Updated 9 years ago
- Memory-mapped VGA display for Xilinx/Zynq/Zedboard, with demo code for using it.☆15Feb 26, 2018Updated 8 years ago
- Compiler Explorer clone☆125Apr 12, 2025Updated last year
- ☆22Dec 31, 2021Updated 4 years ago