gmlarumbe / vhdl-extLinks
VHDL Extensions for Emacs
☆35Updated last week
Alternatives and similar repositories for vhdl-ext
Users that are interested in vhdl-ext are comparing it to the libraries listed below
Sorting:
- Verilog Extensions for Emacs☆61Updated last week
- A simple Emacs minor mode for VUnit☆12Updated 3 months ago
- Emacs Verilog Tree-sitter Major-mode☆11Updated last week
- fpga.el - FPGA & ASIC Utils for Emacs☆22Updated last week
- Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.☆274Updated 2 months ago
- Language server based on ghdl☆100Updated 5 months ago
- ☆120Updated last year
- Repurposing existing HDL tools to help writing better code☆217Updated last year
- A package for Sublime Text that aids coding in the VHDL language.☆42Updated 2 years ago
- Tools for SystemVerilog development.☆15Updated 7 years ago
- Easier navigation of VHDL sources☆12Updated 5 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Updated 13 years ago
- Open-source version of SLiCAP, implemented in python☆36Updated 10 months ago
- VHDL grammar for tree-sitter☆31Updated last year
- Tools for Verilog HDL development.☆10Updated 13 years ago
- ☆30Updated last year
- Style guide enforcement for VHDL☆225Updated last week
- ☆65Updated 2 years ago
- CLI for WaveDrom☆62Updated last year
- SystemVerilog tree-sitter grammar☆38Updated this week
- I2C models for cocotb☆37Updated last month
- A curated list of awesome resources for HDL design and verification☆161Updated last week
- Rudimentary support for devcontainer in emacs☆61Updated 2 weeks ago
- OSVVM Utility Library: AlertLogPkg, CoveragePkg, RandomPkg, ScoreboardGenericPkg, MemoryPkg, TbUtilPkg, TranscriptPkg, ...☆249Updated 2 weeks ago
- nothing to see here 👀☆108Updated 3 months ago
- HDLRegression: Simple, efficient, Python3-based FPGA regression test runner. Streamline the verification workflow.☆25Updated last month
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆64Updated 3 weeks ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆25Updated 7 months ago
- ☆26Updated last year
- ☆208Updated 7 months ago