Alternatives and similar repositories for vhdl-ext

Users that are interested in vhdl-ext are comparing it to the libraries listed below

• gmlarumbe / verilog-ext
  Verilog Extensions for Emacs
  ☆61Updated this week
• gmlarumbe / verilog-ts-mode
  Emacs Verilog Tree-sitter Major-mode
  ☆12Updated last week
• embed-me / vunit-mode
  A simple Emacs minor mode for VUnit
  ☆12Updated last month
• gmlarumbe / fpga
  fpga.el - FPGA & ASIC Utils for Emacs
  ☆22Updated 3 weeks ago
• veripool / verilog-mode
  Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org.
  ☆272Updated 2 weeks ago
• jwwebbopen / VerilogTools
  Tools for Verilog HDL development.
  ☆10Updated 13 years ago
• jwwebbopen / SystemVerilogTools
  Tools for SystemVerilog development.
  ☆15Updated 7 years ago
• alemuller / tree-sitter-vhdl
  VHDL grammar for tree-sitter
  ☆31Updated last year
• ghdl / ghdl-language-server
  Language server based on ghdl
  ☆95Updated 3 months ago
• suoto / hdl_checker
  Repurposing existing HDL tools to help writing better code
  ☆217Updated last year
• Remillard / VHDL-Mode
  A package for Sublime Text that aids coding in the VHDL language.
  ☆41Updated last year
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆36Updated 8 months ago
• imc-trading / svlangserver
  ☆118Updated last year
• dallingham / verilog-mode-snippets
  A set of yasnippets for emacs that assist with SystemVerilog
  ☆11Updated 13 years ago
• g2384 / VHDLFormatter
  VHDL formatter web online written in typescript
  ☆56Updated 2 years ago
• OSVVM / Documentation
  OSVVM Documentation
  ☆35Updated 3 weeks ago
• wavedrom / cli
  CLI for WaveDrom
  ☆63Updated last year
• csantosb / vhdl-tools
  Easier navigation of VHDL sources
  ☆12Updated 5 years ago
• alexforencich / cocotbext-i2c
  I2C models for cocotb
  ☆35Updated 4 months ago
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆44Updated 6 months ago
• mxg / topaz
  ☆23Updated last year
• nanamake / vcd2json
  Create WaveJSON from VCD file. WaveDrom can convert it to timing diagram.
  ☆40Updated last year
• jeremiah-c-leary / vhdl-style-guide
  Style guide enforcement for VHDL
  ☆213Updated 3 weeks ago
• HDLUtils / hdlregression
  HDLRegression: Simple, efficient, Python3-based FPGA regression test runner. Streamline the verification workflow.
  ☆24Updated last week
• karthink / org-preview
  Asynchronous, super fast LaTeX previews for Org mode.
  ☆90Updated 11 months ago
• PyFPGA / HDLconv
  HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…
  ☆25Updated 5 months ago
• lccambiaghi / vanilla-emacs
  ☆64Updated 2 years ago
• vim-scripts / verilog_emacsauto.vim
  verilog filetype plugin to enable emacs verilog-mode autos
  ☆17Updated 3 years ago
• gmlarumbe / tree-sitter-systemverilog
  SystemVerilog tree-sitter grammar
  ☆27Updated last week
• byu-cpe / BYU-Computing-Tutorials
  Collection of tutorials from the BYU Computer Engineering Group
  ☆22Updated 5 years ago