Verilog SPI master and slave
☆63Jan 4, 2016Updated 10 years ago
Alternatives and similar repositories for Nitro-Parts-lib-SPI
Users that are interested in Nitro-Parts-lib-SPI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆21Dec 15, 2019Updated 6 years ago
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆20Dec 5, 2014Updated 11 years ago
- I2C controller core from Opencores.org☆27Oct 5, 2011Updated 14 years ago
- SPI Master for FPGA - VHDL and Verilog☆346Aug 22, 2023Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆84Dec 7, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- UART To SPI☆19Jul 17, 2014Updated 12 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- Unified Verification Environment☆17Jan 17, 2017Updated 9 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆71May 8, 2020Updated 6 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- SPI master and SPI slave for FPGA written in VHDL☆185Apr 24, 2021Updated 5 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- SPI core☆14Oct 25, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- verilog modules☆15May 4, 2020Updated 6 years ago
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 3 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 8 years ago
- This is a practice of verilog coding☆33Jul 10, 2019Updated 7 years ago
- Zynq Workshop for Beginners☆32May 21, 2015Updated 11 years ago
- Various HDL (Verilog) IP Cores☆930Jul 1, 2021Updated 5 years ago
- ☆11Dec 18, 2017Updated 8 years ago
- Verilog I2C interface for FPGA implementation☆718Feb 27, 2025Updated last year
- Design and Verification of a Complete Application Specific Integrated Circuit☆12Nov 21, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A collection of debugging busses developed and presented at zipcpu.com☆45Jan 18, 2024Updated 2 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 5 years ago
- Verilog module for calculation of FFT.☆195Aug 22, 2012Updated 13 years ago
- I2C Master and Slave☆41Jul 15, 2015Updated 11 years ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 8 years ago
- Project related to Cypress FX3 USB 3.0 Controller published on☆17Dec 2, 2019Updated 6 years ago
- SPI Master and Slave components to be used in all of FPGAs, written in VHDL.☆47Apr 17, 2020Updated 6 years ago
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆16Aug 29, 2022Updated 3 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- GROM-8 CPU☆20Dec 17, 2017Updated 8 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆54Jul 4, 2020Updated 6 years ago
- Port of Amber ARM Core project to Marsohod2 platform☆13Dec 4, 2019Updated 6 years ago
- Configurable RISC-V Processor☆20Jun 14, 2026Updated 2 months ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- 2024年ti电子设计大赛h题，全部完赛代码，使用M0G3507主控☆21Jul 6, 2025Updated last year
- All Digital Phase-Locked Loop☆14May 22, 2023Updated 3 years ago