dirjud / Nitro-Parts-lib-SPILinks
Verilog SPI master and slave
☆54Updated 9 years ago
Alternatives and similar repositories for Nitro-Parts-lib-SPI
Users that are interested in Nitro-Parts-lib-SPI are comparing it to the libraries listed below
Sorting:
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- USB 2.0 Device IP Core☆67Updated 7 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- ☆36Updated 9 years ago
- RTL Verilog library for various DSP modules☆88Updated 3 years ago
- I2C controller core☆43Updated 2 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆15Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆57Updated 8 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 3 years ago
- SPI Slave for FPGA in Verilog and VHDL☆199Updated last year
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- configurable cordic core in verilog☆51Updated 10 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆18Updated last year
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- I2C Master and Slave☆34Updated 9 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆147Updated 3 months ago
- PCIE 5.0 Graduation project (Verification Team)☆72Updated last year
- AHB3-Lite Interconnect☆89Updated last year
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- Pipeline FFT Implementation in Verilog HDL☆117Updated 6 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago