dirjud / Nitro-Parts-lib-SPIView external linksLinks
Verilog SPI master and slave
☆62Jan 4, 2016Updated 10 years ago
Alternatives and similar repositories for Nitro-Parts-lib-SPI
Users that are interested in Nitro-Parts-lib-SPI are comparing it to the libraries listed below
Sorting:
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆19Dec 5, 2014Updated 11 years ago
- SPI Master for FPGA - VHDL and Verilog☆326Aug 22, 2023Updated 2 years ago
- SPI Slave for FPGA in Verilog and VHDL☆221May 11, 2024Updated last year
- I2C controller core from Opencores.org☆27Oct 5, 2011Updated 14 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 5 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆23Apr 24, 2021Updated 4 years ago
- Interface Protocol in Verilog☆51Aug 2, 2019Updated 6 years ago
- ☆10Dec 18, 2017Updated 8 years ago
- SPI通信实现FLASH读写☆16Mar 18, 2020Updated 5 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 7 years ago
- Small Stack-Based Computer Compiler -- Verilog micro controller for FPGA housekeeping with peripherals☆16Jan 11, 2020Updated 6 years ago
- Unified Verification Environment☆17Jan 17, 2017Updated 9 years ago
- This is a SPI Master Module Written in Verilog☆14Aug 9, 2018Updated 7 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- verilog modules☆15May 4, 2020Updated 5 years ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 7 years ago
- UART To SPI☆19Jul 17, 2014Updated 11 years ago
- SPI master and SPI slave for FPGA written in VHDL☆180Apr 24, 2021Updated 4 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆19Dec 8, 2017Updated 8 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Nov 21, 2017Updated 8 years ago
- Configurable RISC-V Processor☆20Updated this week
- Verilog I2C interface for FPGA implementation☆681Feb 27, 2025Updated 11 months ago
- GROM-8 CPU☆20Dec 17, 2017Updated 8 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- This is a practice of verilog coding☆33Jul 10, 2019Updated 6 years ago
- Various HDL (Verilog) IP Cores☆873Jul 1, 2021Updated 4 years ago
- Verilog module for calculation of FFT.☆192Aug 22, 2012Updated 13 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Jul 25, 2018Updated 7 years ago
- Gateware for USB2Sniffer☆30May 13, 2021Updated 4 years ago
- Functional Verification of Physical Layer of PCI Express Gen5.0 Graduation Project Using UVM☆24Jul 17, 2025Updated 6 months ago
- Generator for CRC HDL code (VHDL, Verilog, MyHDL)☆43Oct 13, 2023Updated 2 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆33Jul 15, 2021Updated 4 years ago
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆34Jul 15, 2024Updated last year