Verilog SPI master and slave
☆63Jan 4, 2016Updated 10 years ago
Alternatives and similar repositories for Nitro-Parts-lib-SPI
Users that are interested in Nitro-Parts-lib-SPI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SPI Slave for FPGA in Verilog and VHDL☆231May 11, 2024Updated last year
- A SPI Master IP written in verilog which is then used to output characters entered on a keypad to a serial LCD screen☆20Dec 5, 2014Updated 11 years ago
- SPI Master for FPGA - VHDL and Verilog☆340Aug 22, 2023Updated 2 years ago
- I2C controller core from Opencores.org☆27Oct 5, 2011Updated 14 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆78Dec 7, 2020Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- UART To SPI☆19Jul 17, 2014Updated 11 years ago
- ☆20Nov 18, 2022Updated 3 years ago
- Verilog network module. Models network traffic from pcap to AXI-Stream☆24Apr 24, 2021Updated 5 years ago
- Unified Verification Environment☆17Jan 17, 2017Updated 9 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68May 8, 2020Updated 6 years ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- SPI core☆14Oct 25, 2019Updated 6 years ago
- verilog modules☆15May 4, 2020Updated 6 years ago
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Project related to Cypress FX3 USB 3.0 Controller published on☆17Dec 2, 2019Updated 6 years ago
- Various HDL (Verilog) IP Cores☆897Jul 1, 2021Updated 4 years ago
- Code implementation of R^2-Guard: Robust Reasoning Enabled LLM Guardrail via Knowledge-Enhanced Logical Reasoning☆22Jul 8, 2024Updated last year
- ☆11Dec 18, 2017Updated 8 years ago
- Verilog I2C interface for FPGA implementation☆699Feb 27, 2025Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆43Jan 18, 2024Updated 2 years ago
- An FPGA in your USB Port☆11Jul 1, 2021Updated 4 years ago
- Verilog module for calculation of FFT.☆193Aug 22, 2012Updated 13 years ago
- 本项目使用 STM32F103C8T6 微控制器实现 2024 年电子设计竞赛 H 题的解决方案。项目代码和相关资源已开源，供大家学习和参考☆17Jun 20, 2025Updated 10 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- I2C Master and Slave☆39Jul 15, 2015Updated 10 years ago
- FPGA implementation of the hector_slam algorithm using only lidar data☆10Jul 3, 2022Updated 3 years ago
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆15Aug 29, 2022Updated 3 years ago
- SDRAM controller with multiple wishbone slave ports☆30Oct 26, 2018Updated 7 years ago
- crap-o-scope scope implementation for icestick☆20Jun 1, 2018Updated 7 years ago
- GROM-8 CPU☆20Dec 17, 2017Updated 8 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- Configurable RISC-V Processor☆20Apr 21, 2026Updated 2 weeks ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Nov 18, 2017Updated 8 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- JustGage directive for AngularJS☆37Jan 24, 2016Updated 10 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Single-Phase PLL / Second-Order Generalized Integrators Phase Lock Loop☆16Apr 24, 2023Updated 3 years ago
- UVM Testbench to verify serial transmission of data between SPI master and slave☆54Jul 4, 2020Updated 5 years ago
- All Digital Phase-Locked Loop☆13May 22, 2023Updated 2 years ago
- 这是一个用于已经安装的pyocd的GUI界面，用于使用DAP-Link下载到单片机和生成命令，省去自己写命令的麻烦☆13Dec 28, 2023Updated 2 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆35Sep 17, 2019Updated 6 years ago