dirjud / Nitro-Parts-lib-SPILinks
Verilog SPI master and slave
☆57Updated 9 years ago
Alternatives and similar repositories for Nitro-Parts-lib-SPI
Users that are interested in Nitro-Parts-lib-SPI are comparing it to the libraries listed below
Sorting:
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆87Updated 2 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆60Updated 4 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- WISHBONE SD Card Controller IP Core☆126Updated 2 years ago
- Verilog UART☆178Updated 12 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆76Updated 2 years ago
- SPI Slave for FPGA in Verilog and VHDL☆210Updated last year
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- ☆36Updated 10 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆30Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆154Updated 5 months ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 11 years ago
- I2C controller core☆47Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- AHB3-Lite Interconnect☆90Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆37Updated 4 years ago
- ☆72Updated 3 years ago
- JPEG Encoder Verilog☆77Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- Generic AXI to AHB bridge☆17Updated 11 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago