WangXuan95 / FPGA-HDMILinks
An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器
☆57Updated last year
Alternatives and similar repositories for FPGA-HDMI
Users that are interested in FPGA-HDMI are comparing it to the libraries listed below
Sorting:
- SPI-Flash XIP Interface (Verilog)☆39Updated 3 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆29Updated 9 months ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆129Updated last year
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- ☆69Updated 3 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- ☆28Updated 4 years ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆85Updated last year
- FPGA和USB3.0桥片实现USB3.0通信☆68Updated 3 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆131Updated last year
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- 国产VU13P加速卡资料☆73Updated 3 months ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆72Updated last year
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆61Updated 3 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆33Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆24Updated last year
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆26Updated 2 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆71Updated 3 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- UART -> AXI Bridge☆61Updated 4 years ago
- configurable cordic core in verilog☆52Updated 10 years ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated 11 months ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆102Updated 9 months ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆57Updated 4 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆37Updated 4 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆105Updated last year