WangXuan95 / FPGA-HDMILinks
An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器
☆55Updated 11 months ago
Alternatives and similar repositories for FPGA-HDMI
Users that are interested in FPGA-HDMI are comparing it to the libraries listed below
Sorting:
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆25Updated 8 months ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆84Updated last year
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆101Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆123Updated last year
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆125Updated last year
- ☆64Updated 2 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆72Updated last year
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆120Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- 【例程】国产高云FPGA 开发板及其工程☆28Updated 8 months ago
- configurable cordic core in verilog☆51Updated 10 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 3 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆66Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆22Updated 2 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. 使用Verilog实现的SHA1/SHA224/SHA256/SHA384/SHA512计算器。☆68Updated last year
- ☆36Updated 9 years ago
- Verilog SPI master and slave☆54Updated 9 years ago
- Video Stream Scaler☆40Updated 10 years ago
- 国产VU13P加速卡资料☆73Updated 2 months ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆44Updated 2 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago