WangXuan95 / FPGA-HDMI
An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器
☆52Updated 9 months ago
Alternatives and similar repositories for FPGA-HDMI:
Users that are interested in FPGA-HDMI are comparing it to the libraries listed below
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆24Updated 7 months ago
- SPI-Flash XIP Interface (Verilog)☆37Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 4 years ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆82Updated last year
- SDRAM controller with AXI4 interface☆91Updated 5 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆22Updated 2 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆116Updated 2 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆118Updated last year
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆69Updated 3 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来读写硬盘。☆97Updated last year
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆32Updated 5 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆65Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆61Updated last year
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆123Updated last year
- 【例程】国产高云FPGA 开发板及其工程☆26Updated 6 months ago
- Must-have verilog systemverilog modules☆33Updated 2 years ago
- ☆36Updated 9 years ago
- RTL Verilog library for various DSP modules☆86Updated 3 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆23Updated last year
- ☆58Updated 2 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- Interface Protocol in Verilog☆49Updated 5 years ago
- configurable cordic core in verilog☆49Updated 10 years ago
- Verilog SPI master and slave☆53Updated 9 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆73Updated 2 years ago
- FPGA 同步FIFO与异步FIFO☆30Updated 6 years ago