WangXuan95 / FPGA-HDMI
An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器
☆49Updated 8 months ago
Alternatives and similar repositories for FPGA-HDMI:
Users that are interested in FPGA-HDMI are comparing it to the libraries listed below
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆22Updated 5 months ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- 【例程】国产高云FPGA 开发板及其工程☆25Updated 5 months ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆79Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆62Updated 4 years ago
- 【例程】简单的FPGA入门项目 适用于各类Cyclone 开发板☆20Updated this week
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆30Updated 4 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆61Updated 3 years ago
- It is Gate level netlist of MAXVY's MIPI I3C Basic Master Controller IP along with APB interface support.☆16Updated 5 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆120Updated last year
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆51Updated last month
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器,用来 读写硬盘。☆94Updated last year
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆112Updated last year
- ☆56Updated 2 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- SDRAM controller with AXI4 interface☆88Updated 5 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆97Updated 5 months ago
- FPGA Technology Exchange Group相关文件管理☆43Updated last year
- Ethernet MAC 10/100 Mbps☆78Updated 5 years ago
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆22Updated 2 years ago
- Gowin DDR3 Controller with AXI4 Implementation | 高云DDR3内存控制器AXI4接口实现☆21Updated last year
- Must-have verilog systemverilog modules☆31Updated 2 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆68Updated 9 months ago
- An implementation of JPEG-LS extension (ITU-T T.870).☆32Updated 5 months ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆33Updated 7 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆32Updated 3 years ago
- USB2.0 Verilog☆17Updated 5 years ago
- Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. 使用Verilog实现的SHA1/SHA224/SHA256/SHA384/SHA512计算器。☆67Updated last year