🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)
☆47Jul 16, 2021Updated 5 years ago
Alternatives and similar repositories for proto245
Users that are interested in proto245 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆35Jun 5, 2021Updated 5 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆104Jun 6, 2020Updated 6 years ago
- An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。☆363May 21, 2024Updated 2 years ago
- ☆19Oct 5, 2020Updated 6 years ago
- GPS <-> USB☆12Sep 1, 2026Updated 2 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Verilog FT245 to AXI stream interface☆29Jun 20, 2018Updated 8 years ago
- SystemVerilog implementation of a Dynamically Weighted Round Robin arbiter☆14Mar 21, 2017Updated 9 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- A simple AXI4 SPI master with optional GPIO for additional control.☆10Nov 26, 2022Updated 3 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- AXI4 to SRAM Interface☆13May 2, 2022Updated 4 years ago
- ☆30Dec 22, 2020Updated 5 years ago
- ☆14Mar 27, 2026Updated 7 months ago
- converts catgirls to gds files☆15May 24, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.☆14Jun 5, 2019Updated 7 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Jan 13, 2025Updated last year
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆16Oct 13, 2026Updated 3 weeks ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆17Mar 3, 2018Updated 8 years ago
- Streaming video over USB using FT232H and Cyclone IV FPGA.☆15Feb 26, 2023Updated 3 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.☆42Apr 13, 2021Updated 5 years ago
- EVEREST: e-Versatile Research Stick for peoples☆37Apr 12, 2023Updated 3 years ago
- 2D Animation Tool for Schools☆15Oct 20, 2026Updated 2 weeks ago
- Утиль для создания панорам в игре GTA::SA☆11Dec 26, 2025Updated 10 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- Formal Verification of RISC V IM Processor☆12Mar 27, 2022Updated 4 years ago
- Standalone SDR experiment using multicore MCU☆11Apr 12, 2018Updated 8 years ago
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- Decentralized music streaming service made with IPFS and ethereum☆11Feb 19, 2019Updated 7 years ago
- Labs for the Ibex Demo System☆18Nov 18, 2023Updated 2 years ago
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog t…☆16Aug 29, 2022Updated 4 years ago
- Open-Source Transcranial Magnetic Stimulator. High energy pulse circuitry, simple controllers, and coil design.☆19Oct 17, 2026Updated 2 weeks ago
- IEEE P1735 decryptor for VHDL☆42Jun 23, 2015Updated 11 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- FPGA development platform for high-performance RF and digital design☆31Dec 3, 2015Updated 10 years ago
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- Python Matrix Creator / Voice HAL☆12May 10, 2018Updated 8 years ago
- Lattice iCE40 Primitive IP☆11Aug 16, 2026Updated 2 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Feb 17, 2026Updated 8 months ago
- Train and Visualize Binary Neural Networks (Code for: The High-Dimensional Geometry of Binary Neural Networks)☆13Jan 31, 2018Updated 8 years ago