π΄ SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)
β47Jul 16, 2021Updated 5 years ago
Alternatives and similar repositories for proto245
Users that are interested in proto245 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridgeβ35Jun 5, 2021Updated 5 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus masterβ103Jun 6, 2020Updated 6 years ago
- β19Oct 5, 2020Updated 6 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilogβ15Apr 11, 2019Updated 7 years ago
- Verilog FT245 to AXI stream interfaceβ29Jun 20, 2018Updated 8 years ago
- End-to-end encrypted cloud storage - Proton Drive β’ AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Verilog module to communicate with the FT245 interface of an FTDI FT2232Hβ17Nov 14, 2020Updated 5 years ago
- VHDL package to provide C-like string formattingβ15May 6, 2022Updated 4 years ago
- β14Mar 27, 2026Updated 6 months ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.β56Dec 6, 2023Updated 2 years ago
- An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.β14Jun 5, 2019Updated 7 years ago
- converts catgirls to gds filesβ15May 24, 2021Updated 5 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specificationsβ16Apr 11, 2025Updated last year
- Simple demo showing how to use the ping pong FIFOβ17May 2, 2016Updated 10 years ago
- Formal Verification of RISC V IM Processorβ12Mar 27, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer β’ AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.β15Jun 1, 2017Updated 9 years ago
- Building a simple oscilloscope using FPGA board and PCB.β22Dec 30, 2020Updated 5 years ago
- A first approach of getting a pure Ada program running on an FPGA with SaxonSOCβ10Apr 12, 2021Updated 5 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.β23Feb 17, 2026Updated 7 months ago
- Standalone SDR experiment using multicore MCUβ11Apr 12, 2018Updated 8 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)β11Jan 8, 2021Updated 5 years ago
- A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog tβ¦β16Aug 29, 2022Updated 4 years ago
- β17Oct 6, 2023Updated 3 years ago
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,β¦β17Apr 12, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean β’ AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Explore the behavior SystemC kernel event-driven simulator (aka "the engine")β12Jan 17, 2024Updated 2 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. εΊδΊFPGAηQOIεΎεεηΌ©ε¨ε解εε¨γβ41Sep 18, 2024Updated 2 years ago
- FPGA development platform for high-performance RF and digital designβ32Dec 3, 2015Updated 10 years ago
- This is the fully-functional GNU Radio software-defined radio (SDR) implementation of a LoRa transceiver with all the necessary transceivβ¦β22May 30, 2022Updated 4 years ago
- Wishbone controlled I2C controllersβ63Aug 10, 2026Updated 2 months ago
- Tiny VGA Pmod board designed in KiCadβ26Sep 4, 2024Updated 2 years ago
- Asynchronous fifo using verilog and testbench using system verilog. For asynchronous Fifo design in different module.β42Apr 13, 2021Updated 5 years ago
- Buildroot config for EBAZ4205β19Feb 18, 2021Updated 5 years ago
- Chisel Examples for the iCESugar FPGA Boardβ12May 4, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer β’ AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog implementation of PAL, NTSC and SECAM color encodingβ76Sep 2, 2025Updated last year
- β46May 8, 2020Updated 6 years ago
- Python Utilities to use Xilinx Vivado Tools from Python Scriptsβ22Oct 18, 2020Updated 5 years ago
- Testing FPGA2SDRAM interface on Altera Cyclone V SoCβ14May 12, 2015Updated 11 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGAβ29Jun 12, 2019Updated 7 years ago
- Docker Development Environment for SpinalHDLβ20Aug 8, 2024Updated 2 years ago
- RMII Firewall FPGAβ25Dec 2, 2019Updated 6 years ago