esynr3z / proto245Links
🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)
☆45Updated 4 years ago
Alternatives and similar repositories for proto245
Users that are interested in proto245 are comparing it to the libraries listed below
Sorting:
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- MIPI DSI controller☆82Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆85Updated last year
- Minimal DVI / HDMI Framebuffer☆83Updated 5 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- Nitro USB FPGA core☆86Updated last year
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Updated 5 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆186Updated last year
- Wishbone interconnect utilities☆44Updated 3 weeks ago
- Open-source high performance AXI4-based HyperRAM memory controller☆81Updated 3 years ago
- Verilog wishbone components☆123Updated 2 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- YPCB-00338-1P1 Hack☆75Updated last year
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆30Updated 3 years ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆85Updated 2 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆68Updated 3 years ago
- USB Serial on the TinyFPGA BX☆139Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆82Updated 5 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆58Updated last month
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆42Updated 3 months ago
- ☆54Updated 3 years ago
- USB serial device (CDC-ACM)☆43Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆84Updated 4 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆78Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆91Updated 6 months ago
- ☆117Updated 2 years ago
- Experimental flows using nextpnr for Xilinx devices☆54Updated last month
- I2C Master Verilog module☆36Updated 7 months ago
- USB 2.0 Device IP Core☆73Updated 8 years ago