esynr3z / proto245Links
🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol)
☆43Updated 4 years ago
Alternatives and similar repositories for proto245
Users that are interested in proto245 are comparing it to the libraries listed below
Sorting:
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆79Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆83Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- Wishbone interconnect utilities☆41Updated 5 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- MIPI DSI controller☆78Updated 3 years ago
- Nitro USB FPGA core☆87Updated last year
- Verilog module to transmit/receive to/from RGMII compatible ethernet PHY☆28Updated 2 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- Verilog wishbone components☆116Updated last year
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 6 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- ☆46Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆49Updated last month
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆52Updated 2 months ago
- USB Full Speed PHY☆45Updated 5 years ago
- Portable HyperRAM controller☆56Updated 7 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆66Updated this week
- A set of Wishbone Controlled SPI Flash Controllers☆84Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆73Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆98Updated last week
- assorted library of utility cores for amaranth HDL☆94Updated 10 months ago
- A simple DDR3 memory controller☆57Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆63Updated 2 weeks ago