Alternatives and similar repositories for proto245

Users that are interested in proto245 are comparing it to the libraries listed below

• ultraembedded / core_ftdi_bridge

  View on GitHub
  FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge
  ☆32Jun 5, 2021Updated 4 years ago
• alexforencich / verilog-ft245

  View on GitHub
  Verilog FT245 to AXI stream interface
  ☆29Jun 20, 2018Updated 7 years ago
• ultraembedded / core_ft60x_axi

  View on GitHub
  FTDI FT600 SuperSpeed USB3.0 to AXI bus master
  ☆97Jun 6, 2020Updated 5 years ago
• andreasWallner / spinalStuff

  View on GitHub
  ☆15Dec 6, 2024Updated last year
• WangXuan95 / FPGA-ftdi245fifo

  View on GitHub
  An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。
  ☆329May 21, 2024Updated last year
• suoto / hdl_string_format

  View on GitHub
  VHDL package to provide C-like string formatting
  ☆15May 6, 2022Updated 3 years ago
• emeb / up5k_6502

  View on GitHub
  A simple 6502 system built on a Lattice Ultra Plus 5k FPGA
  ☆15Mar 11, 2019Updated 6 years ago
• Digilent / axi4lite_ip_gen

  View on GitHub
  Generates simple AXI4-lite IP for use in Vivado from register specifications
  ☆15Apr 11, 2025Updated 10 months ago
• hellgate202 / crc_calc

  View on GitHub
  Simple and effective parallel CRC calculator written in synthesizable SystemVerilog
  ☆15Apr 11, 2019Updated 6 years ago
• ZiCog / sodor-spinal

  View on GitHub
  An implementation of the Sodor 1-Stage RISC-V processor in SpinalHDL.
  ☆14Jun 5, 2019Updated 6 years ago
• paulscherrerinstitute / xvcSupport

  View on GitHub
  ☆18Oct 5, 2020Updated 5 years ago
• CospanDesign / verilog_ppfifo_demo

  View on GitHub
  Simple demo showing how to use the ping pong FIFO
  ☆16May 2, 2016Updated 9 years ago
• bkerler / LibreSDR_UHD_B220_Mini_FPGA

  View on GitHub
  Updated FPGA source code and binaries for UHD B220 Clone with XC7A200T+AD9361
  ☆34Jun 8, 2025Updated 8 months ago
• siorpaes / SimpleSoC

  View on GitHub
  Very simple Cortex-M1 SoC design based on ARM DesignStart
  ☆17Jan 25, 2022Updated 4 years ago
• mole99 / tiny-vga

  View on GitHub
  Tiny VGA Pmod board designed in KiCad
  ☆24Sep 4, 2024Updated last year
• esynr3z / axi_vip_demo

  View on GitHub
  Xilinx AXI VIP example of use
  ☆43Apr 24, 2021Updated 4 years ago
• ZipCPU / wbi2c

  View on GitHub
  Wishbone controlled I2C controllers
  ☆57Nov 12, 2024Updated last year
• jeras / rp32

  View on GitHub
  RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).
  ☆22Feb 4, 2026Updated last week
• plex1 / SpinalDev

  View on GitHub
  Docker Development Environment for SpinalHDL
  ☆20Aug 8, 2024Updated last year
• hdlguy / make_for_vivado

  View on GitHub
  experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.
  ☆23Dec 14, 2023Updated 2 years ago
• apriya-ram / AXI_FIFO_BFM

  View on GitHub
  AXI4 with a FIFO integrated with VIP
  ☆22Feb 29, 2024Updated last year
• paulscherrerinstitute / VivadoScripting

  View on GitHub
  Python Utilities to use Xilinx Vivado Tools from Python Scripts
  ☆22Oct 18, 2020Updated 5 years ago
• TUM-LIS / glip

  View on GitHub
  Generic Logic Interfacing Project
  ☆48Jul 29, 2020Updated 5 years ago
• CospanDesign / vivado-ip-cores

  View on GitHub
  IP Cores that can be used within Vivado
  ☆27May 18, 2021Updated 4 years ago
• hVHDL / hVHDL_example_project

  View on GitHub
  An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…
  ☆30Jan 13, 2025Updated last year
• martynvdijke / gr-lora_sdr

  View on GitHub
  This is the fully-functional GNU Radio software-defined radio (SDR) implementation of a LoRa transceiver with all the necessary transceiv…
  ☆22May 30, 2022Updated 3 years ago
• hdl-util / i2c

  View on GitHub
  Fully featured implementation of Inter-IC (I2C) bus master for FPGAs
  ☆33May 17, 2020Updated 5 years ago
• airhdl / spi-to-axi-bridge

  View on GitHub
  An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.
  ☆53Dec 6, 2023Updated 2 years ago
• lauchinyuan / Asymmetric_async_FIFO

  View on GitHub
  asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…
  ☆26Oct 15, 2023Updated 2 years ago
• jakubcabal / rmii-firewall-fpga

  View on GitHub
  RMII Firewall FPGA
  ☆25Dec 2, 2019Updated 6 years ago
• ultraembedded / core_uriscv

  View on GitHub
  Another tiny RISC-V implementation
  ☆64Jul 19, 2021Updated 4 years ago
• suisuisi / FPGAandUSB3.0

  View on GitHub
  FPGA和USB3.0桥片实现USB3.0通信
  ☆85Nov 26, 2021Updated 4 years ago
• ATaylorCEngFIET / Vitis_Hero

  View on GitHub
  ☆29May 5, 2022Updated 3 years ago
• 0xArt / RGMII_Ethernet_Transceiver_Verilog

  View on GitHub
  Verilog module to transmit/receive to/from RGMII compatible ethernet PHY
  ☆31Dec 31, 2022Updated 3 years ago
• SanjayRai / PCIE_AXI_BRIDGE

  View on GitHub
  Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices
  ☆32Apr 25, 2016Updated 9 years ago
• pgroupATusc / fasthash

  View on GitHub
  Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020
  ☆26Apr 11, 2022Updated 3 years ago
• scale-lab / DRUM

  View on GitHub
  The Verilog source code for DRUM approximate multiplier.
  ☆32May 4, 2023Updated 2 years ago
• kiabuzz / CompressedLUT

  View on GitHub
  A tool to generate optimized hardware files for univariate functions.
  ☆29Apr 5, 2024Updated last year
• esynr3z / corsair

  View on GitHub
  Control and Status Register map generator for HDL projects
  ☆130May 24, 2025Updated 8 months ago