uenoku / firtool-standalone-plugin

Related projects ⓘ

Alternatives and complementary repositories for firtool-standalone-plugin

• j-marjanovic / chisel-bfm-tester
  BFM Tester for Chisel HDL
  ☆14Updated 2 years ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• IBM / chiffre
  A fault-injection framework using Chisel and FIRRTL
  ☆33Updated last year
• TsaiAnson / verif
  ☆11Updated 3 years ago
• abs-tudelft / Tydi-Chisel
  ☆12Updated last month
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆31Updated 7 months ago
• dalance / svls-vscode
  SystemVerilog language server client for Visual Studio Code
  ☆20Updated last year
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆24Updated this week
• hplp / aes_chisel
  Implementation of the Advanced Encryption Standard in Chisel
  ☆19Updated 2 years ago
• chipsalliance / espresso
  ☆36Updated 9 months ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆45Updated this week
• StanfordAHA / lake
  Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…
  ☆18Updated this week
• Lampro-Mellon / Quasar
  Quasar 2.0: Chisel equivalent of SweRV-EL2
  ☆28Updated 3 years ago
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆105Updated 2 years ago
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆27Updated last week
• chipsalliance / rocket-chip-inclusive-cache
  An RTL generator for a last-level shared inclusive TileLink cache controller
  ☆15Updated 2 months ago
• Kuree / hgdb
  Hardware generator debugger
  ☆71Updated 8 months ago
• pezy-computing / pzbcm
  Basic Common Modules
  ☆34Updated 4 months ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆30Updated this week
• sequencer / arithmetic
  ☆31Updated last month
• ucb-bar / barstools
  Useful utilities for BAR projects
  ☆30Updated 10 months ago
• freechipsproject / chisel-cheatsheet
  Chisel Cheatsheet
  ☆31Updated last year
• freechipsproject / www.chisel-lang.org
  The home of the Chisel3 website
  ☆20Updated 5 months ago
• rameloni / tywaves-chisel
  A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…
  ☆22Updated 2 weeks ago
• rahulk29 / sram22
  A configurable SRAM generator
  ☆40Updated this week
• anycore / anycore-riscv-src
  The RTL source for AnyCore RISC-V
  ☆30Updated 2 years ago
• euphoric-hardware / simcommand
  SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.
  ☆14Updated last year
• ucb-bar / saturn-vectors
  Chisel RISC-V Vector 1.0 Implementation
  ☆50Updated this week
• Dinistro / circt-stream
  A stream to RTL compiler based on MLIR and CIRCT
  ☆15Updated last year
• OpenXiangShan / YunSuan
  This repo includes XiangShan's function units
  ☆15Updated this week