uenoku / firtool-standalone-plugin
an experiment to run plugin in firtool pipeline
☆9Updated last year
Alternatives and similar repositories for firtool-standalone-plugin:
Users that are interested in firtool-standalone-plugin are comparing it to the libraries listed below
- BFM Tester for Chisel HDL☆14Updated 3 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆27Updated last month
- ☆11Updated 3 years ago
- Chisel Fixed-Point Arithmetic Library☆13Updated 2 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- A fault-injection framework using Chisel and FIRRTL☆34Updated 2 years ago
- Equivalence checking with Yosys☆40Updated 2 weeks ago
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆30Updated this week
- ☆17Updated last week
- A Hardware Pipeline Description Language☆43Updated last year
- Chisel Cheatsheet☆33Updated last year
- Quasar 2.0: Chisel equivalent of SweRV-EL2☆28Updated 3 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated last year
- A Rocket-based RISC-V superscalar in-order core☆31Updated 2 weeks ago
- ☆32Updated last week
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆14Updated 6 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆25Updated 2 months ago
- Logic circuit analysis and optimization☆35Updated 5 months ago
- SystemVerilog language server client for Visual Studio Code☆20Updated 2 years ago
- ☆55Updated 2 years ago
- 21st century electronic design automation tools, written in Rust.☆29Updated this week
- Hardware generator debugger☆73Updated last year
- The specification for the FIRRTL language☆52Updated this week
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆20Updated 2 months ago
- ☆38Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆21Updated this week
- Simple UVM environment for experimenting with Verilator.☆19Updated 2 months ago
- A coverage library for Chisel designs☆11Updated 5 years ago
- (System)Verilog to Chisel translator☆112Updated 2 years ago