sequencer / zaoziLinks
A eDSL framework based on Scala and MLIR, focusing on the Hardware design.
☆51Updated this week
Alternatives and similar repositories for zaozi
Users that are interested in zaozi are comparing it to the libraries listed below
Sorting:
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆30Updated last week
- Formal verification tools for Chisel and RISC-V☆13Updated last year
- Open-source non-blocking L2 cache☆47Updated last week
- ☆40Updated 2 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆21Updated 2 months ago
- Nix template for the chisel-based industrial designing flows.☆45Updated 4 months ago
- chipyard in mill :P☆78Updated last year
- Basic chisel difftest environment for RTL design (WIP☆18Updated 5 months ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated 2 months ago
- ☆21Updated 5 months ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆21Updated 7 months ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆48Updated 10 months ago
- ☆33Updated 5 months ago
- Open-source high-performance non-blocking cache☆87Updated 3 months ago
- DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language☆88Updated last week
- A Rocket-based RISC-V superscalar in-order core☆35Updated 3 months ago
- Open source high performance IEEE-754 floating unit☆83Updated last year
- Vector Acceleration IP core for RISC-V*☆183Updated 3 months ago
- A prototype GUI for chisel-development☆52Updated 5 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- ☆17Updated 3 years ago
- ☆45Updated 7 months ago
- The 'missing header' for Chisel☆21Updated 5 months ago
- ☆17Updated 2 months ago
- high-performance RTL simulator☆173Updated last year
- Xiangshan deterministic workloads generator☆20Updated 3 months ago
- The specification for the FIRRTL language☆63Updated last week
- Pick your favorite language to verify your chip.☆64Updated this week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆104Updated 3 months ago
- This repo includes XiangShan's function units☆27Updated 2 weeks ago