Alternatives and similar repositories for zaozi

Users that are interested in zaozi are comparing it to the libraries listed below

• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆33Updated 4 months ago
• chipsalliance / espresso
  ☆41Updated last month
• rameloni / tywaves-chisel
  A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…
  ☆55Updated last year
• chipsalliance / chisel-nix
  Nix template for the chisel-based industrial designing flows.
  ☆51Updated 8 months ago
• chipsalliance / diplomacy
  ☆22Updated last month
• chipsalliance / playground
  chipyard in mill :P
  ☆77Updated 2 years ago
• chipsalliance / rocket-chip-inclusive-cache
  An RTL generator for a last-level shared inclusive TileLink cache controller
  ☆22Updated 11 months ago
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆51Updated this week
• chipsalliance / rvdecoderdb
  The Scala parser to parse riscv/riscv-opcodes generate
  ☆21Updated 4 months ago
• DFiantHDL / DFHDL
  DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language
  ☆92Updated this week
• arch-simulator-sig / chisel-env
  Basic chisel difftest environment for RTL design (WIP
  ☆20Updated 10 months ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆53Updated last month
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆36Updated 3 months ago
• ucb-bar / chisel-gui
  A prototype GUI for chisel-development
  ☆51Updated 5 years ago
• iscas-tis / chisel-formal-verification
  Formal verification tools for Chisel and RISC-V
  ☆13Updated last year
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆154Updated last year
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆117Updated 3 years ago
• OpenXiangShan / HuanCun
  Open-source high-performance non-blocking cache
  ☆92Updated last month
• OpenXiangShan / fudian
  Open source high performance IEEE-754 floating unit
  ☆87Updated last year
• ucsc-vama / essent
  high-performance RTL simulator
  ☆184Updated last year
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆173Updated 2 weeks ago
• OpenXiangShan / Utility
  ☆15Updated this week
• NovyWave / NovyWave
  Modern GTKWave alternative
  ☆29Updated this week
• pku-liang / ksim
  ☆52Updated 11 months ago
• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆114Updated last month
• sequencer / arithmetic
  ☆33Updated 9 months ago
• euphoric-hardware / rtl-simulation-reading
  ☆18Updated this week
• iscas-tis / ChiRVFormal
  Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.
  ☆16Updated 7 months ago
• ljwljwljwljw / DiplomaticBackend
  ☆17Updated 3 years ago
• chipsalliance / firrtl-spec
  The specification for the FIRRTL language
  ☆62Updated last month