sequencer / zaoziLinks
A eDSL framework based on Scala and MLIR, focusing on the Hardware design.
☆36Updated this week
Alternatives and similar repositories for zaozi
Users that are interested in zaozi are comparing it to the libraries listed below
Sorting:
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 3 months ago
- ☆33Updated 2 months ago
- ☆17Updated 3 years ago
- Open-source non-blocking L2 cache☆43Updated this week
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated this week
- An RTL generator for a last-level shared inclusive TileLink cache controller☆19Updated 4 months ago
- ☆39Updated last year
- A Rocket-based RISC-V superscalar in-order core☆33Updated last month
- ☆21Updated 2 months ago
- ☆41Updated 4 months ago
- Nix template for the chisel-based industrial designing flows.☆42Updated last month
- The 'missing header' for Chisel☆20Updated 2 months ago
- ☆19Updated 10 months ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆43Updated 7 months ago
- ☆30Updated 5 months ago
- ☆14Updated 2 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆21Updated this week
- A prototype GUI for chisel-development☆52Updated 4 years ago
- chipyard in mill :P☆78Updated last year
- Wrappers for open source FPU hardware implementations.☆31Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆19Updated 2 weeks ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- Chisel Cheatsheet☆33Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆28Updated 5 years ago
- Open source high performance IEEE-754 floating unit☆72Updated last year
- Equivalence checking with Yosys☆43Updated 3 weeks ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- Run Rocket Chip on VCU128☆30Updated 6 months ago
- A hardware synthesis framework with multi-level paradigm☆39Updated 4 months ago