sequencer / zaozi
The experimental work to rewrite Chisel in pure Scala 3 and the Panama Project
☆24Updated this week
Alternatives and similar repositories for zaozi:
Users that are interested in zaozi are comparing it to the libraries listed below
- The Scala parser to parse riscv/riscv-opcodes generate☆13Updated 2 weeks ago
- Nix template for the chisel-based industrial designing flows.☆35Updated this week
- ☆32Updated 2 weeks ago
- ☆38Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆27Updated last week
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆36Updated 3 months ago
- The 'missing header' for Chisel☆18Updated this week
- ☆18Updated 7 months ago
- ☆39Updated last month
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated 11 months ago
- This repo includes XiangShan's function units☆18Updated this week
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆56Updated 3 years ago
- ☆27Updated 2 months ago
- chipyard in mill :P☆77Updated last year
- Run Rocket Chip on VCU128☆29Updated 2 months ago
- ☆17Updated 2 years ago
- Wrappers for open source FPU hardware implementations.☆30Updated 10 months ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆16Updated last month
- ☆19Updated 2 years ago
- Open source high performance IEEE-754 floating unit☆67Updated 11 months ago
- A prototype GUI for chisel-development☆52Updated 4 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆16Updated this week
- For contributions of Chisel IP to the chisel community.☆59Updated 3 months ago
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆71Updated last year
- Open-source non-blocking L2 cache☆35Updated this week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆25Updated last month
- A Hardware Pipeline Description Language☆44Updated last year
- A Rocket-based RISC-V superscalar in-order core☆29Updated 2 weeks ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆36Updated last year