sequencer / zaoziLinks
A eDSL framework based on Scala and MLIR, focusing on the Hardware design.
☆39Updated this week
Alternatives and similar repositories for zaozi
Users that are interested in zaozi are comparing it to the libraries listed below
Sorting:
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆29Updated 5 months ago
- ☆40Updated last month
- Nix template for the chisel-based industrial designing flows.☆45Updated 2 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆21Updated last month
- chipyard in mill :P☆78Updated last year
- Basic chisel difftest environment for RTL design (WIP☆18Updated 4 months ago
- ☆33Updated 3 months ago
- Open-source non-blocking L2 cache☆43Updated this week
- ☆17Updated 3 years ago
- ☆44Updated 6 months ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated last month
- A prototype GUI for chisel-development☆52Updated 5 years ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆20Updated 5 months ago
- ☆39Updated this week
- ☆20Updated 4 months ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated 2 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆17Updated this week
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆46Updated 8 months ago
- ☆17Updated 3 weeks ago
- The 'missing header' for Chisel☆20Updated 3 months ago
- Equivalence checking with Yosys☆45Updated last week
- ☆19Updated last year
- Open source high performance IEEE-754 floating unit☆77Updated last year
- ☆23Updated 4 years ago
- This is an IDE for YSYX_NPC debuging☆12Updated 7 months ago
- Wrappers for open source FPU hardware implementations.☆32Updated last year
- A Hardware Pipeline Description Language☆45Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- This repo includes XiangShan's function units☆26Updated last week
- 本项目已被合并至官方Chiplab中☆12Updated 6 months ago