Alternatives and similar repositories for zaozi

Users that are interested in zaozi are comparing it to the libraries listed below

• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆35Updated 2 weeks ago
• rameloni / tywaves-chisel
  A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…
  ☆56Updated last year
• chipsalliance / chisel-nix
  Nix template for the chisel-based industrial designing flows.
  ☆52Updated 9 months ago
• chipsalliance / playground
  chipyard in mill :P
  ☆77Updated 2 years ago
• chipsalliance / diplomacy
  ☆23Updated 2 months ago
• DFiantHDL / DFHDL
  DFiant HDL (DFHDL): A Dataflow Hardware Descripition Language
  ☆92Updated last week
• agile-hw / lectures
  Lectures for the Agile Hardware Design course in Jupyter Notebooks
  ☆119Updated 3 months ago
• chipsalliance / espresso
  ☆41Updated 2 months ago
• ucsc-vama / essent
  high-performance RTL simulator
  ☆186Updated last year
• OpenXiangShan / CoupledL2
  Open-source non-blocking L2 cache
  ☆52Updated last week
• chipsalliance / rvdecoderdb
  The Scala parser to parse riscv/riscv-opcodes generate
  ☆22Updated 2 weeks ago
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆155Updated last year
• arch-simulator-sig / chisel-env
  Basic chisel difftest environment for RTL design (WIP
  ☆20Updated 11 months ago
• ucb-bar / chisel-gui
  A prototype GUI for chisel-development
  ☆51Updated 5 years ago
• OpenXiangShan / fudian
  Open source high performance IEEE-754 floating unit
  ☆89Updated last year
• pku-liang / ksim
  ☆52Updated last year
• OpenXiangShan / Utility
  ☆15Updated this week
• OpenXiangShan / gsim
  ☆65Updated last month
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆178Updated 3 weeks ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆57Updated this week
• ucb-bar / shuttle
  A Rocket-based RISC-V superscalar in-order core
  ☆38Updated 4 months ago
• chipsalliance / rocket-chip-inclusive-cache
  An RTL generator for a last-level shared inclusive TileLink cache controller
  ☆24Updated last year
• ovh / sv2chisel
  (System)Verilog to Chisel translator
  ☆116Updated 3 years ago
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆160Updated last year
• OpenXiangShan / YunSuan
  This repo includes XiangShan's function units
  ☆29Updated this week
• sequencer / arithmetic
  ☆33Updated 10 months ago
• jiegec / fpu-wrappers
  Wrappers for open source FPU hardware implementations.
  ☆37Updated 2 months ago
• euphoric-hardware / rtl-simulation-reading
  ☆18Updated last month
• OpenXiangShan / HuanCun
  Open-source high-performance non-blocking cache
  ☆92Updated 2 months ago
• ucb-bar / chiseltest
  The batteries-included testing and formal verification library for Chisel-based RTL designs.
  ☆233Updated last year