Alternatives and similar repositories for riscv-ovpsim

Users that are interested in riscv-ovpsim are comparing it to the libraries listed below

• riscv-ovpsim / imperas-riscv-tests

  View on GitHub
  ☆193Dec 14, 2023Updated 2 years ago
• zhemao / riscv-dma

  View on GitHub
  A DMA Controller for RISCV CPUs
  ☆13Aug 10, 2015Updated 10 years ago
• openhwgroup / riscv_vm

  View on GitHub
  Instructions to import Ubuntu guest Virtual Machine for RISC-V development for the VEGA board
  ☆15Nov 16, 2022Updated 3 years ago
• josecm / riscv-hyp-tests

  View on GitHub
  A bare-metal application to test specific features of the risc-v hypervisor extension
  ☆44Nov 24, 2025Updated 2 months ago
• CMU-SAFARI / Virtuoso

  View on GitHub
  Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…
  ☆81Jan 17, 2026Updated 3 weeks ago
• miaochenlu / Gem5_tutorials

  View on GitHub
  ☆22Nov 3, 2025Updated 3 months ago
• openhwgroup / core-v-verif

  View on GitHub
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆656Updated this week
• michg / riscv32_lcc

  View on GitHub
  ☆11Oct 24, 2020Updated 5 years ago
• robotman2412 / boa-risc-v

  View on GitHub
  My second attempt at a RISC-V CPU with learnings form my previous attempt.
  ☆10Apr 29, 2024Updated last year
• openhwgroup / force-riscv

  View on GitHub
  Instruction Set Generator initially contributed by Futurewei
  ☆306Oct 17, 2023Updated 2 years ago
• lemire / backward_multiplication

  View on GitHub
  Multiplying... backward?
  ☆14Jul 22, 2020Updated 5 years ago
• pulp-platform / pulp-freertos

  View on GitHub
  FreeRTOS for PULP
  ☆16Jul 24, 2023Updated 2 years ago
• ESdove / edk2_exploring

  View on GitHub
  Build edk2 development and debugging environment under win10, for recording some notes and writing self tools.
  ☆13Aug 14, 2022Updated 3 years ago
• openhwgroup / riscv-ovpsim-corev

  View on GitHub
  ☆11Dec 15, 2023Updated 2 years ago
• lawrie / tiny_ram_soc

  View on GitHub
  Picorv32 SoC that uses only BRAM, not flash memory
  ☆13Nov 27, 2018Updated 7 years ago
• jklincn / Build-linux-2.6.26

  View on GitHub
  无需配置特定环境，在 Docker 容器环境中编译 linux-2.6.26，并在宿主机的 qemu 中运行
  ☆13Jul 16, 2024Updated last year
• shixun404 / Fault-Tolerant-SGEMM-on-NVIDIA-GPUs

  View on GitHub
  Anatomy of High-Performance GEMM with Online Fault Tolerance on GPUs
  ☆13Apr 3, 2025Updated 10 months ago
• parsa-epfl / flexus

  View on GitHub
  Contains the code for the Flexus cycle-accurate simulator, used in QFlex.
  ☆14Updated this week
• cnrv / OSEDA

  View on GitHub
  Open-Source EDA workshop for RISC-V community
  ☆12Jul 27, 2022Updated 3 years ago
• sattlerc / hott-reading-course

  View on GitHub
  Introduction to homotopy type theory (reading course), LP2 2023, offered via DAT235/DIT577: Research-oriented course in Computer Science …
  ☆14Apr 17, 2024Updated last year
• Minres / HIFIVE1-VP

  View on GitHub
  A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS
  ☆14Jan 30, 2024Updated 2 years ago
• holdenQWER / systemverilog_design_pattern

  View on GitHub
  The source code of blog
  ☆14Dec 12, 2021Updated 4 years ago
• mytbk / gem5-docs

  View on GitHub
  gem5 相关中文笔记
  ☆17Dec 2, 2021Updated 4 years ago
• guerinoni / books

  View on GitHub
  Tracker for books I've read. Looking for suggestion and inspirational for others. :)
  ☆11Updated this week
• UCanLinux / riscv64-sample

  View on GitHub
  Building a busybox based RiscV 64-bit GNU/Linux system from scratch
  ☆52Jun 13, 2019Updated 6 years ago
• drom / sta

  View on GitHub
  🕒 Static Timing Analysis diagram renderer
  ☆13Dec 13, 2023Updated 2 years ago
• vickiegpt / OS2019-Labs

  View on GitHub
  PA + Labs for Operating Systems 2019 course in NJU taught by JYY.
  ☆12Aug 6, 2019Updated 6 years ago
• lupyuen / tflite-bl602

  View on GitHub
  TensorFlow Lite for BL602
  ☆12Jun 22, 2021Updated 4 years ago
• argonne-lcf / occa

  View on GitHub
  JIT Compilation for Multiple Architectures: C++, OpenMP, CUDA, HIP, OpenCL, Metal
  ☆13Aug 6, 2025Updated 6 months ago
• evadot / drm-subtree

  View on GitHub
  WIP drm drivers for FreeBSD
  ☆17Nov 16, 2022Updated 3 years ago
• openhwgroup / core-v-mcu

  View on GitHub
  This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
  ☆196Dec 11, 2025Updated 2 months ago
• pulp-platform / mempool

  View on GitHub
  A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.
  ☆313Feb 7, 2026Updated last week
• agra-uni-bremen / riscv-vp

  View on GitHub
  RISC-V Virtual Prototype
  ☆186Dec 13, 2024Updated last year
• openhwgroup / cv32e40x-dv

  View on GitHub
  CV32E40X Design-Verification environment
  ☆16Mar 25, 2024Updated last year
• KhronosGroup / SYCL-Shared

  View on GitHub
  Public proposals, extensions, information and materials from the SYCL working group
  ☆15Jan 26, 2024Updated 2 years ago
• miaochenlu / arch_sec_papers

  View on GitHub
  ☆16Mar 18, 2025Updated 10 months ago
• chipsalliance / VeeR-ISS

  View on GitHub
  ☆151Oct 6, 2023Updated 2 years ago
• riscv / virtual-memory

  View on GitHub
  ☆39Sep 15, 2021Updated 4 years ago
• plctlab / plct-gem5

  View on GitHub
  upstream: https://github.com/RALC88/gem5
  ☆33May 30, 2023Updated 2 years ago