MLIR-in as a compiler stack for ucb-bar
☆19Sep 17, 2026Updated this week
Alternatives and similar repositories for merlin
Users that are interested in merlin are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 3 weeks ago
- Autocomp: Optimize any AI kernel, anywhere.☆148Jul 11, 2026Updated 2 months ago
- Top-level repository of ACT Ecosystem☆28Jun 8, 2026Updated 3 months ago
- TAIDL: Tensor Accelerator ISA Definition Language☆19Apr 28, 2026Updated 4 months ago
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Small tool to run applications not compatible with ASLR mechanism (for MacOS)☆10Dec 1, 2021Updated 4 years ago
- ☆17Aug 18, 2026Updated last month
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Apr 28, 2026Updated 4 months ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆68Updated this week
- ☆35Nov 6, 2024Updated last year
- ☆20Nov 27, 2023Updated 2 years ago
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆35Jan 15, 2026Updated 8 months ago
- CATCH 1.0, Initial full release of CATCH cost model.☆20Mar 3, 2026Updated 6 months ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 10 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆14Jun 26, 2025Updated last year
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Mar 23, 2025Updated last year
- A Rocket-based RISC-V superscalar in-order core☆42Aug 31, 2026Updated 2 weeks ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 3 years ago
- ☆11Oct 28, 2021Updated 4 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated 2 years ago
- ☆11Sep 20, 2024Updated last year
- ☆14Feb 14, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Architect's workbench☆11May 5, 2016Updated 10 years ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated 2 years ago
- ☆14Jan 4, 2023Updated 3 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆15Aug 30, 2023Updated 3 years ago
- HLS implementation of the tracklet pattern reco modules of the Hybrid tracking chain☆18Feb 11, 2026Updated 7 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆62Jan 20, 2026Updated 8 months ago
- ☆13Nov 29, 2024Updated last year
- ☆46Mar 31, 2025Updated last year
- ☆17Mar 26, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verified Intermediate Representation☆110Updated this week
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆92Sep 9, 2026Updated last week
- SeekFree RT1064 Library GCC(VSCode) Porting☆12Oct 8, 2021Updated 4 years ago
- Tutorial for integrating PyMTL and Vivado HLS☆20Apr 17, 2016Updated 10 years ago
- ☆16Dec 12, 2020Updated 5 years ago
- ☆39Feb 3, 2025Updated last year
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆67Mar 8, 2026Updated 6 months ago