Artifacts for "vCXLGen: Automated Synthesis and Verification of CXL Bridges for Heterogeneous Architectures", ASPLOS'26
☆13Dec 22, 2025Updated 10 months ago
Alternatives and similar repositories for vCXLGen
Users that are interested in vCXLGen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The official repository for the gem5 computer-system architecture simulator.☆16Sep 7, 2026Updated last month
- We solve the two challenges architects face when designing heterogeneous processors with cache coherent shared memory. First, we develop …☆22Jan 7, 2022Updated 4 years ago
- ☆14Aug 17, 2026Updated 2 months ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆15May 7, 2022Updated 4 years ago
- Very tiny embeddable Tcl-like language in safe Rust☆12Feb 13, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆14Sep 27, 2026Updated last month
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated 3 months ago
- ☆18Jul 12, 2024Updated 2 years ago
- benchmarks for hls equivalence checking☆11Nov 22, 2022Updated 3 years ago
- ☆12Updated this week
- FastPoly: An Efficient Polynomial Package for the Verification of Integer Arithmetic Circuits☆14Aug 5, 2025Updated last year
- Equivalence Verification Checking for Code Transformation via Equality Saturation☆13Jun 1, 2026Updated 5 months ago
- ☆12Sep 19, 2026Updated last month
- ☆17Jul 1, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- OCEAN – Open-source CXL Emulation at Hyperscale Architecture and Networking.☆36Aug 24, 2026Updated 2 months ago
- Iodine: Verifying Constant-Time Execution of Hardware☆18Mar 29, 2021Updated 5 years ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- ☆17Aug 26, 2025Updated last year
- A tiny 3-stage RISC-V core written in Chisel.☆18Apr 14, 2023Updated 3 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆17Apr 12, 2023Updated 3 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Aug 15, 2026Updated 2 months ago
- llm-powered theorem proving for isabelle/hol☆16Jul 22, 2026Updated 3 months ago
- ☆15Sep 30, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Logic circuit analysis and optimization☆53Feb 2, 2026Updated 8 months ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆39Jul 20, 2024Updated 2 years ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 5 years ago
- ☆20Oct 2, 2026Updated last month
- ☆11Nov 19, 2015Updated 10 years ago
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆26Updated this week
- Create a busybox initramfs from scratch, and test with qemu☆22Jan 18, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆19Dec 24, 2020Updated 5 years ago
- Lightweight version of TensorFlow with the same functionality: It never works and only outputs errors.☆10Sep 8, 2020Updated 6 years ago
- CXL Management Interface library☆28Updated this week
- mvvm game plugin based on the vuejs☆11Jan 4, 2023Updated 3 years ago
- Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for …☆11Mar 4, 2020Updated 6 years ago
- Use hardware performance counters to find mapping of addresses to L3 slices in Intel processors☆18Jul 30, 2023Updated 3 years ago
- Ibex RISC-V core extended with hardware acceleration of cryptography functions☆14May 10, 2024Updated 2 years ago