FPGANinjas / nitefury_pcie_xdma_ddr
Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board
☆12Updated 2 years ago
Alternatives and similar repositories for nitefury_pcie_xdma_ddr:
Users that are interested in nitefury_pcie_xdma_ddr are comparing it to the libraries listed below
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- USB -> AXI Debug Bridge☆35Updated 3 years ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- Hamming ECC Encoder and Decoder to protect memories☆29Updated 3 weeks ago
- A simple, scalable, source-synchronous, all-digital DDR link☆22Updated last week
- APB Logic☆14Updated 2 months ago
- Ethernet MAC 10/100 Mbps☆25Updated 3 years ago
- Generic AXI master stub☆19Updated 10 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Imaging application using MIPI and DisplayPort to process image☆23Updated 5 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆12Updated 3 weeks ago
- Groundhog - Serial ATA Host Bus Adapter☆21Updated 6 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆14Updated 6 years ago
- ☆28Updated 7 years ago
- Verilog IP Cores & Tests☆13Updated 6 years ago
- Computational Storage Device based on the open source project OpenSSD.☆20Updated 4 years ago
- Python tools for processing Verilog files☆10Updated 13 years ago
- ☆27Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆17Updated 11 months ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆17Updated 5 months ago
- MMC (and derivative standards) host controller☆23Updated 4 years ago
- USB 1.1 Host and Function IP core☆20Updated 10 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆12Updated 5 years ago
- IP Cores that can be used within Vivado☆25Updated 3 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 7 years ago