FPGANinjas / nitefury_pcie_xdma_ddr
Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board
☆12Updated 2 years ago
Alternatives and similar repositories for nitefury_pcie_xdma_ddr:
Users that are interested in nitefury_pcie_xdma_ddr are comparing it to the libraries listed below
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- USB -> AXI Debug Bridge☆36Updated 3 years ago
- ☆21Updated last week
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆18Updated 2 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Updated 6 years ago
- Generic AXI master stub☆19Updated 10 years ago
- MMC (and derivative standards) host controller☆23Updated 4 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆14Updated 2 months ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆35Updated 6 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆18Updated 7 months ago
- Ethernet MAC 10/100 Mbps☆25Updated 3 years ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- A simple, scalable, source-synchronous, all-digital DDR link☆23Updated last month
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Cortex-M0 DesignStart Wrapper☆18Updated 5 years ago
- Hamming ECC Encoder and Decoder to protect memories☆31Updated 2 months ago
- Verilog IP Cores & Tests☆13Updated 6 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 6 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆22Updated 5 years ago
- Python tools for processing Verilog files☆10Updated 13 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆16Updated 4 months ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆24Updated last month
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 4 years ago
- USB Full Speed PHY☆42Updated 4 years ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- ☆12Updated last month
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆14Updated last year