FPGANinjas / nitefury_pcie_xdma_ddrLinks
Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board
☆18Updated 3 years ago
Alternatives and similar repositories for nitefury_pcie_xdma_ddr
Users that are interested in nitefury_pcie_xdma_ddr are comparing it to the libraries listed below
Sorting:
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- USB -> AXI Debug Bridge☆41Updated 4 years ago
- ☆30Updated 8 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆36Updated 5 years ago
- VHDL PCIe Transceiver☆32Updated 5 years ago
- Computational Storage Device based on the open source project OpenSSD.☆29Updated 5 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- PNG encoder, implemented in VHDL☆23Updated last year
- Imaging application using MIPI and DisplayPort to process image☆25Updated 5 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- ☆36Updated 5 years ago
- ☆60Updated 4 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated 2 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- Generic AXI master stub☆19Updated 11 years ago
- Python interface to PCIE☆40Updated 7 years ago
- DSP WishBone Compatible Cores☆14Updated 11 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆39Updated last year
- Ethernet MAC 10/100 Mbps☆30Updated 4 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Updated 5 years ago
- IP Cores that can be used within Vivado☆27Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆96Updated 5 years ago
- MMC (and derivative standards) host controller☆25Updated 5 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆42Updated last year
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Updated 7 years ago
- Synchronous FIFOs designed in Verilog/System Verilog.☆24Updated last week
- USB Full Speed PHY☆48Updated 5 years ago
- Various projects of SPI loader module for xilinx fpga☆33Updated 5 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 8 years ago
- This is a circular buffer controller used in FPGA.☆34Updated 9 years ago