FPGANinjas / nitefury_pcie_xdma_ddrLinks
Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board
☆14Updated 3 years ago
Alternatives and similar repositories for nitefury_pcie_xdma_ddr
Users that are interested in nitefury_pcie_xdma_ddr are comparing it to the libraries listed below
Sorting:
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- ☆25Updated 3 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆27Updated 11 months ago
- APB Logic☆18Updated 5 months ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 10 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 3 weeks ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- PNG encoder, implemented in VHDL☆23Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- ☆59Updated 3 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- hdmi-ts Project☆13Updated 7 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 7 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆65Updated 3 months ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 5 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 9 months ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 4 months ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year