FPGANinjas / nitefury_pcie_xdma_ddr
Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board
☆12Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for nitefury_pcie_xdma_ddr
- USB -> AXI Debug Bridge☆35Updated 3 years ago
- Hamming ECC Encoder and Decoder to protect memories☆28Updated last month
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- MMC (and derivative standards) host controller☆22Updated 4 years ago
- VHDL PCIe Transceiver☆26Updated 4 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated 11 months ago
- Groundhog - Serial ATA Host Bus Adapter☆21Updated 6 years ago
- FPGA board-level debugging and reverse-engineering tool☆29Updated last year
- USB capture IP☆19Updated 4 years ago
- IP Cores that can be used within Vivado☆24Updated 3 years ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 8 years ago
- Register-based and RAM-based FIFOs designed in Verilog/System Verilog.☆14Updated 3 months ago
- HW JPEG decoder wrapper with AXI-4 DMA☆32Updated 4 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆18Updated 3 months ago
- ADC configurator to 7-series Xilinx FPGA (has parameters: NCHAN, SERDES MODE, SDR/DDR, DATA WIDTH, DEPTH and so on)☆12Updated 6 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆13Updated last year
- Verilog based FPGA Design of SHA256 Simulated on ModelSim☆19Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆24Updated 3 years ago
- hdmi-ts Project☆13Updated 7 years ago
- Cortex-M0 DesignStart Wrapper☆17Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆13Updated 3 months ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆12Updated 5 years ago
- Generic AXI master stub☆19Updated 10 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆22Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- IP-core package generator for AXI4/Avalon☆21Updated 5 years ago