Featherweight-IP / fwriscLinks
Featherweight RISC-V implementation
☆53Updated 3 years ago
Alternatives and similar repositories for fwrisc
Users that are interested in fwrisc are comparing it to the libraries listed below
Sorting:
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Yet Another RISC-V Implementation☆98Updated last year
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- A reimplementation of a tiny stack CPU☆85Updated last year
- ☆63Updated 6 years ago
- Wishbone interconnect utilities☆42Updated 8 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Spen's Official OpenOCD Mirror☆50Updated 7 months ago
- FuseSoC standard core library☆147Updated 4 months ago
- CMod-S6 SoC☆42Updated 7 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆122Updated 9 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Demo SoC for SiliconCompiler.☆61Updated 2 weeks ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- An Open Source configuration of the Arty platform☆133Updated last year
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Wishbone to AXI bridge (VHDL)☆42Updated 6 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆107Updated last month
- ☆137Updated 10 months ago
- Verilog wishbone components☆119Updated last year
- OpenFPGA☆33Updated 7 years ago
- Another tiny RISC-V implementation☆59Updated 4 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆66Updated last week