Featherweight-IP / fwriscLinks
Featherweight RISC-V implementation
☆52Updated 3 years ago
Alternatives and similar repositories for fwrisc
Users that are interested in fwrisc are comparing it to the libraries listed below
Sorting:
- SoftCPU/SoC engine-V☆54Updated 4 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Yet Another RISC-V Implementation☆96Updated 10 months ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 6 years ago
- ☆64Updated 6 years ago
- Wishbone interconnect utilities☆41Updated 5 months ago
- Xilinx Unisim Library in Verilog☆81Updated 5 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- PicoRV☆44Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- Spen's Official OpenOCD Mirror☆50Updated 4 months ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- FuseSoC standard core library☆146Updated 2 months ago
- OpenFPGA☆34Updated 7 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Demo SoC for SiliconCompiler.☆60Updated 2 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated this week
- An Open Source configuration of the Arty platform☆130Updated last year
- ☆134Updated 7 months ago
- Parallel Array of Simple Cores. Multicore processor.☆100Updated 6 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆98Updated last week
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Wishbone to AXI bridge (VHDL)☆42Updated 5 years ago
- Verilog wishbone components☆116Updated last year
- CMod-S6 SoC☆42Updated 7 years ago
- A padring generator for ASICs☆25Updated 2 years ago