lcbcFoo / ReonV
ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 architecture, now changed to RISC-V ISA.
☆76Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for ReonV
- MR1 formally verified RISC-V CPU☆52Updated 5 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆84Updated 5 years ago
- FuseSoC standard core library☆115Updated last month
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆52Updated 3 years ago
- Yet Another RISC-V Implementation☆85Updated 2 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆79Updated 5 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆148Updated 6 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆45Updated 3 months ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- FPGA reference design for the the Swerv EH1 Core☆67Updated 4 years ago
- Open Processor Architecture☆26Updated 8 years ago
- OmniXtend cache coherence protocol☆78Updated 4 years ago
- Project X-Ray Database: XC7 Series☆63Updated 2 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆89Updated 3 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆69Updated last year
- A tiny POWER Open ISA soft processor written in Chisel☆103Updated last year
- A utility for Composing FPGA designs from Peripherals☆169Updated 10 months ago
- LatticeMico32 soft processor☆102Updated 10 years ago
- pulp_soc is the core building component of PULP based SoCs☆78Updated 3 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆161Updated 3 months ago
- ☆63Updated 5 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆66Updated this week
- ☆39Updated 4 years ago
- Featherweight RISC-V implementation☆52Updated 2 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆58Updated 6 years ago
- SoC based on VexRiscv and ICE40 UP5K☆150Updated 7 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆153Updated 4 years ago