lcbcFoo / ReonVLinks
ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 architecture, now changed to RISC-V ISA.
☆79Updated 3 years ago
Alternatives and similar repositories for ReonV
Users that are interested in ReonV are comparing it to the libraries listed below
Sorting:
- MR1 formally verified RISC-V CPU☆55Updated 7 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆91Updated 6 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆160Updated 7 years ago
- Basic RISC-V CPU implementation in VHDL.☆172Updated 5 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 6 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆76Updated 2 years ago
- SoftCPU/SoC engine-V☆55Updated 9 months ago
- 😎 A curated list of awesome RISC-V implementations☆140Updated 2 years ago
- OpenSPARC-based SoC☆74Updated 11 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆70Updated 7 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- FuseSoC standard core library☆151Updated 3 weeks ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated 3 weeks ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 2 months ago
- FPGA Assembly (FASM) Parser and Generator☆99Updated 3 years ago
- An Open Source configuration of the Arty platform☆131Updated last year
- A utility for Composing FPGA designs from Peripherals☆185Updated last year
- A single-wire bi-directional chip-to-chip interface for FPGAs☆125Updated 9 years ago
- nextpnr portable FPGA place and route tool☆20Updated last year
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆45Updated last year
- Core description files for FuseSoC☆124Updated 5 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆54Updated 4 years ago
- Yet Another RISC-V Implementation☆99Updated last year
- Project X-Ray Database: XC7 Series☆73Updated 4 years ago
- CMod-S6 SoC☆44Updated 8 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆45Updated 3 years ago