ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 architecture, now changed to RISC-V ISA.
☆82Oct 1, 2022Updated 4 years ago
Alternatives and similar repositories for ReonV
Users that are interested in ReonV are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆18Feb 20, 2020Updated 6 years ago
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 11 months ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆53Aug 24, 2024Updated 2 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆25Aug 24, 2024Updated 2 years ago
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆17Aug 24, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆17Jan 12, 2021Updated 5 years ago
- development interface mil-std-1553b for system on chip☆26Feb 2, 2018Updated 8 years ago
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆20Jul 4, 2025Updated last year
- Source for the PlayStation 2 demo "4 Edges" by The Black Lotus☆11Jul 23, 2016Updated 10 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago
- A small RISC-V RV32I core written in VHDL, intended as testbed for my personal VHDL learning☆31May 22, 2018Updated 8 years ago
- VHDL Library for implementing common DSP functionality.☆33Oct 5, 2018Updated 8 years ago
- Flat Shade Society - Solskogen 2019 invite☆10Oct 2, 2019Updated 7 years ago
- "Okiedokie" by Soopadoopa☆14Aug 22, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆11Nov 19, 2019Updated 6 years ago
- 1k by ferris and decypher☆11Jul 22, 2020Updated 6 years ago
- A sample implementation for todo-app using next.js, redux and typescript.☆20Jun 27, 2021Updated 5 years ago
- 🇲🇺 A list of cool open-source projects made in Mauritius☆14Oct 26, 2023Updated 2 years ago
- Ninjadev's new school demo "Construct" for Solskogen 2019☆13Jul 14, 2019Updated 7 years ago
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Dec 24, 2016Updated 9 years ago
- ☆15Sep 23, 2020Updated 6 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆93Jul 29, 2019Updated 7 years ago
- Distributed Systems Project for the 2019-2020 course of the Computer Science degree at the University of Havana, Cuba.☆12Feb 21, 2026Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- VHDL implementation of an Atari 2600☆12Sep 26, 2017Updated 9 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- A pipelined 68030 softcore in VHDL☆24Nov 25, 2021Updated 4 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Jul 4, 2026Updated 3 months ago
- Examples and design pattern for VHDL verification☆15Apr 10, 2016Updated 10 years ago
- Progression of fuel prices in Mauritius (2002 - Present)☆12Sep 30, 2026Updated 2 weeks ago
- VHDL for basic floating-point operations.☆31Oct 2, 2018Updated 8 years ago
- ☆15Jan 4, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- UART to AXI Stream interface written in VHDL☆20Oct 20, 2022Updated 3 years ago
- Monocular Visual Odometry - Filters for Edge Detection - Detection of characteristic points in the image ("Corners, Lines and Circumferen…☆21Jan 15, 2019Updated 7 years ago
- MIDI synthesizer written in VHDL☆13Apr 3, 2012Updated 14 years ago
- RedPitaya application: Software Defined Radio (SDR) for an 8-channel WSPR receiver.☆10Jan 29, 2018Updated 8 years ago
- Interfacing VHDL and foreign languages with VUnit☆15Feb 20, 2020Updated 6 years ago
- high level VHDL floating point library for synthesis in fpga☆18Updated this week
- Challenge source and solutions for InCTF junior (exclusively for Indian school students)☆34Sep 27, 2019Updated 7 years ago