lcbcFoo / ReonVLinks
ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 architecture, now changed to RISC-V ISA.
☆78Updated 3 years ago
Alternatives and similar repositories for ReonV
Users that are interested in ReonV are comparing it to the libraries listed below
Sorting:
- A 32-bit Microcontroller featuring a RISC-V core☆158Updated 7 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆90Updated 6 years ago
- MR1 formally verified RISC-V CPU☆54Updated 6 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 6 years ago
- SoftCPU/SoC engine-V☆55Updated 8 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated this week
- Basic RISC-V CPU implementation in VHDL.☆171Updated 5 years ago
- Project X-Ray Database: XC7 Series☆73Updated 4 years ago
- nextpnr portable FPGA place and route tool☆20Updated last year
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆68Updated 7 years ago
- 😎 A curated list of awesome RISC-V implementations☆139Updated 2 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆112Updated 2 years ago
- CoreScore☆169Updated last month
- FuseSoC standard core library☆150Updated this week
- An Open Source configuration of the Arty platform☆131Updated last year
- LatticeMico32 soft processor☆107Updated 11 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 6 months ago
- Core description files for FuseSoC☆124Updated 5 years ago
- SoC based on VexRiscv and ICE40 UP5K☆160Updated 8 months ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- A utility for Composing FPGA designs from Peripherals☆185Updated 11 months ago
- ☆113Updated 4 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆44Updated last year
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated last year
- Demo SoC for SiliconCompiler.☆62Updated 2 weeks ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆70Updated 3 years ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Updated 5 years ago
- FPGA reference design for the the Swerv EH1 Core☆72Updated 6 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago