lcbcFoo / ReonVLinks
ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 architecture, now changed to RISC-V ISA.
☆77Updated 2 years ago
Alternatives and similar repositories for ReonV
Users that are interested in ReonV are comparing it to the libraries listed below
Sorting:
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆153Updated 7 years ago
- Basic RISC-V CPU implementation in VHDL.☆168Updated 4 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- OpenSPARC-based SoC☆68Updated 11 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- An Open Source configuration of the Arty platform☆130Updated last year
- A utility for Composing FPGA designs from Peripherals☆182Updated 7 months ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- CoreScore☆159Updated 6 months ago
- SoftCPU/SoC engine-V☆54Updated 4 months ago
- 😎 A curated list of awesome RISC-V implementations☆137Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- ☆112Updated 4 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆110Updated 2 years ago
- Yet Another RISC-V Implementation☆96Updated 10 months ago
- nextpnr portable FPGA place and route tool☆20Updated 11 months ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆75Updated 2 years ago
- FuseSoC standard core library☆146Updated 2 months ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 8 months ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆184Updated 2 months ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆203Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated last week
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆93Updated this week