lcbcFoo / ReonVLinks
ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 architecture, now changed to RISC-V ISA.
☆78Updated 3 years ago
Alternatives and similar repositories for ReonV
Users that are interested in ReonV are comparing it to the libraries listed below
Sorting:
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆90Updated 6 years ago
- MR1 formally verified RISC-V CPU☆54Updated 6 years ago
- Basic RISC-V CPU implementation in VHDL.☆171Updated 5 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- Project X-Ray Database: XC7 Series☆73Updated 3 years ago
- A 32-bit Microcontroller featuring a RISC-V core☆158Updated 7 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆45Updated last year
- SoftCPU/SoC engine-V☆55Updated 8 months ago
- 😎 A curated list of awesome RISC-V implementations☆139Updated 2 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆112Updated 2 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆66Updated 7 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆70Updated 3 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 6 years ago
- FuseSoC standard core library☆149Updated 6 months ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated last month
- FPGA reference design for the the Swerv EH1 Core☆72Updated 5 years ago
- Yet Another RISC-V Implementation☆99Updated last year
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆202Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated 2 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- CoreScore☆169Updated 3 weeks ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 11 months ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆54Updated 4 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆75Updated 2 years ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 5 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆197Updated last month
- ☆113Updated 4 years ago