lcbcFoo / ReonVLinks
ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 architecture, now changed to RISC-V ISA.
☆77Updated 3 years ago
Alternatives and similar repositories for ReonV
Users that are interested in ReonV are comparing it to the libraries listed below
Sorting:
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- An Open Source configuration of the Arty platform☆133Updated last year
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- nextpnr portable FPGA place and route tool☆20Updated last year
- Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 4 months ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- A 32-bit Microcontroller featuring a RISC-V core☆155Updated 7 years ago
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- OpenSPARC-based SoC☆70Updated 11 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Project X-Ray Database: XC7 Series☆71Updated 3 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 4 months ago
- Yet Another RISC-V Implementation☆98Updated last year
- Featherweight RISC-V implementation☆53Updated 3 years ago
- CoreScore☆164Updated 2 months ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆80Updated 6 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆111Updated 2 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆45Updated last year
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Basic RISC-V CPU implementation in VHDL.☆169Updated 5 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆122Updated 9 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 6 years ago
- Open Processor Architecture☆26Updated 9 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆75Updated 2 years ago
- Firmware infrastructure, contain RTOS Abstraction Layer, demos and more...☆54Updated 3 years ago
- FuseSoC standard core library☆147Updated 5 months ago