lcbcFoo / ReonVLinks
ReonV is a modified version of the Leon3, a synthesisable VHDL model of a 32-bit processor originally compliant with the SPARC V8 architecture, now changed to RISC-V ISA.
☆77Updated 3 years ago
Alternatives and similar repositories for ReonV
Users that are interested in ReonV are comparing it to the libraries listed below
Sorting:
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆88Updated 6 years ago
- SoftCPU/SoC engine-V☆54Updated 6 months ago
- 😎 A curated list of awesome RISC-V implementations☆138Updated 2 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- A tiny POWER Open ISA soft processor written in Chisel☆110Updated 2 years ago
- OpenSPARC-based SoC☆70Updated 11 years ago
- A utility for Composing FPGA designs from Peripherals☆184Updated 9 months ago
- Basic RISC-V CPU implementation in VHDL.☆169Updated 5 years ago
- LatticeMico32 soft processor☆107Updated 10 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆63Updated 4 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated 3 weeks ago
- A 32-bit Microcontroller featuring a RISC-V core☆155Updated 7 years ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Instruction set simulator for RISC-V, MIPS and ARM-v6m☆101Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- FuseSoC standard core library☆147Updated 4 months ago
- An Open Source configuration of the Arty platform☆132Updated last year
- Small footprint and configurable embedded FPGA logic analyzer☆188Updated 4 months ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆75Updated 2 years ago
- FPGA Assembly (FASM) Parser and Generator☆97Updated 3 years ago
- CoreScore☆163Updated last month
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆203Updated 4 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- ☆27Updated 7 months ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆46Updated last year
- Yet Another RISC-V Implementation☆97Updated last year
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago