sheldonucr / ee260_labLinks
EE 260 Winter 2017: Advanced VLSI Design
☆67Updated 8 years ago
Alternatives and similar repositories for ee260_lab
Users that are interested in ee260_lab are comparing it to the libraries listed below
Sorting:
- General Purpose AXI Direct Memory Access☆61Updated last year
- Implementing Different Adder Structures in Verilog☆76Updated 6 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆52Updated 4 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆37Updated 3 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆71Updated 5 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- Introductory course into static timing analysis (STA).☆99Updated 5 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated this week
- ☆66Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- BlackParrot on Zynq☆47Updated 2 weeks ago
- Simple single-port AXI memory interface☆47Updated last year
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- Structured UVM Course☆52Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆73Updated 11 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆72Updated 4 years ago
- Asynchronous fifo in verilog☆37Updated 9 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 9 months ago
- SystemVerilog modules and classes commonly used for verification☆51Updated last week
- RTL Verilog library for various DSP modules☆93Updated 3 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆69Updated last year
- This is a simple project that shows how to multiply two 3x3 matrixes in Verilog.☆53Updated 8 years ago
- Two Level Cache Controller implementation in Verilog HDL☆53Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆42Updated 3 years ago
- ☆38Updated 6 years ago