sheldonucr / ee260_labLinks
EE 260 Winter 2017: Advanced VLSI Design
☆66Updated 8 years ago
Alternatives and similar repositories for ee260_lab
Users that are interested in ee260_lab are comparing it to the libraries listed below
Sorting:
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- General Purpose AXI Direct Memory Access☆57Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆74Updated 4 years ago
- Implementing Different Adder Structures in Verilog☆71Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Introductory course into static timing analysis (STA).☆96Updated last month
- A verilog implementation for Network-on-Chip☆76Updated 7 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆48Updated 4 years ago
- ☆60Updated 2 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated 2 weeks ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 7 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆35Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- ☆34Updated 6 years ago
- ☆77Updated 10 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆40Updated 3 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆75Updated last year
- BlackParrot on Zynq☆44Updated 5 months ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆60Updated last year
- For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug☆62Updated 4 years ago
- Simple single-port AXI memory interface☆44Updated last year
- ☆64Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆37Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆56Updated 10 months ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆12Updated 4 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆90Updated 6 years ago