sheldonucr / ee260_lab
EE 260 Winter 2017: Advanced VLSI Design
☆60Updated 8 years ago
Alternatives and similar repositories for ee260_lab:
Users that are interested in ee260_lab are comparing it to the libraries listed below
- General Purpose AXI Direct Memory Access☆48Updated 9 months ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- Introductory course into static timing analysis (STA).☆83Updated 3 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆43Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆50Updated this week
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆54Updated 2 years ago
- A verilog implementation for Network-on-Chip☆71Updated 7 years ago
- AXI4 and AXI4-Lite interface definitions☆92Updated 4 years ago
- AHB DMA 32 / 64 bits☆52Updated 10 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆88Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆55Updated 4 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆42Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 4 years ago
- This is the repository for the IEEE version of the book☆55Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆66Updated last year
- System Verilog and Emulation. Written all the five channels.☆32Updated 7 years ago
- RTL Verilog library for various DSP modules☆84Updated 3 years ago
- AMBA 3 AHB UVM TB☆32Updated 5 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆41Updated 9 months ago
- Asynchronous fifo in verilog☆32Updated 8 years ago
- ☆53Updated 4 years ago
- ☆29Updated 5 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆17Updated 6 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last week
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆32Updated 2 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆20Updated 3 years ago