sheldonucr / ee260_lab
EE 260 Winter 2017: Advanced VLSI Design
☆60Updated 8 years ago
Alternatives and similar repositories for ee260_lab:
Users that are interested in ee260_lab are comparing it to the libraries listed below
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- This is a tutorial on standard digital design flow☆75Updated 3 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆30Updated 4 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- Introductory course into static timing analysis (STA).☆88Updated 4 months ago
- ☆31Updated 5 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆55Updated 2 years ago
- UVM and System Verilog Manuals☆38Updated 6 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆17Updated 6 years ago
- Generic FIFO implementation with optional FWFT☆55Updated 4 years ago
- Project repo for the POSH on-chip network generator☆44Updated last week
- SystemVerilog modules and classes commonly used for verification☆46Updated 2 months ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last month
- ASIC Design Kit for FreePDK45 + Nangate for use with mflowgen☆166Updated 5 years ago
- Asynchronous fifo in verilog☆33Updated 9 years ago
- This is the repository for the IEEE version of the book☆57Updated 4 years ago
- System Verilog and Emulation. Written all the five channels.☆33Updated 8 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- ☆53Updated 4 years ago
- Python Tool for UVM Testbench Generation☆52Updated 10 months ago
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆16Updated 10 months ago
- ☆43Updated 2 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆60Updated 5 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆49Updated last year
- Simple single-port AXI memory interface☆39Updated 9 months ago