EE 260 Winter 2017: Advanced VLSI Design
☆69Dec 13, 2016Updated 9 years ago
Alternatives and similar repositories for ee260_lab
Users that are interested in ee260_lab are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A light-weight hardware oriented synchronous stream cipher.☆12Mar 19, 2022Updated 4 years ago
- Animals classification using CNN☆10Aug 29, 2019Updated 7 years ago
- APB Timer Unit☆14Oct 30, 2025Updated last year
- Build infrastructure for class-wide tapeout for 18-224/624 Intro to Open Source Chip Design, Spring 2023☆24Aug 10, 2023Updated 3 years ago
- ☆10Jun 7, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆18Dec 13, 2022Updated 3 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆34Apr 29, 2024Updated 2 years ago
- Digital IC design and vlsi notes☆15Jun 24, 2020Updated 6 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 5 years ago
- Basic scripts for Synopsys Design Compiler and Synopsys IC Compiler☆10Mar 31, 2018Updated 8 years ago
- ☆23Oct 16, 2018Updated 8 years ago
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- A documentation on my findings in Cadence☆11Feb 27, 2020Updated 6 years ago
- This paper presents design of UART module for serial communication used for short-distance, low speed and exchange of data between comput…☆15Mar 30, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This repo provide an index of VLSI content creators and their materials☆178Aug 21, 2024Updated 2 years ago
- My personal Electronics projects versioning repo.☆13Dec 9, 2013Updated 12 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Jan 27, 2022Updated 4 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 9 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 3 years ago
- C++ RTL simulator for EIE(https://arxiv.org/abs/1602.01528)☆25Mar 17, 2021Updated 5 years ago
- FPGA250 aboard the eFabless Caravel☆34Dec 22, 2020Updated 5 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆39Aug 28, 2025Updated last year
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆38Jan 18, 2022Updated 4 years ago
- The open-source release of "SpikeHard: Efficiency-Driven Neuromorphic Hardware for Heterogeneous Systems-on-Chip"☆12Oct 7, 2023Updated 3 years ago
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- A set of small Verilog projects, to simulate and implement on FPGA development boards☆15Mar 5, 2018Updated 8 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆51Jun 19, 2024Updated 2 years ago
- DTMF Receiver: Logic Synthesis and Physical Design using genus and innovus in 90nm process node☆20Dec 1, 2023Updated 2 years ago
- COFFA: A Co-Design Framework for Fused-Grained Reconfigurable Archietcture☆21Apr 7, 2026Updated 6 months ago
- Open Source VLSI Tools☆35Feb 6, 2021Updated 5 years ago
- ☆16Jun 28, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆16Jul 22, 2020Updated 6 years ago
- ☆32Oct 3, 2022Updated 4 years ago
- RISC-V Nox core☆72Jul 22, 2025Updated last year
- The template for VLSI project☆29May 10, 2019Updated 7 years ago
- RISC-V soft-core PEs for TaPaSCo☆24Jul 24, 2026Updated 3 months ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆22Oct 19, 2026Updated 2 weeks ago