sheldonucr / ee260_labLinks
EE 260 Winter 2017: Advanced VLSI Design
☆64Updated 8 years ago
Alternatives and similar repositories for ee260_lab
Users that are interested in ee260_lab are comparing it to the libraries listed below
Sorting:
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- General Purpose AXI Direct Memory Access☆51Updated last year
- Introductory course into static timing analysis (STA).☆95Updated 2 months ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆70Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆45Updated 3 years ago
- Implementing Different Adder Structures in Verilog☆70Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆58Updated 5 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 4 months ago
- round robin arbiter☆74Updated 10 years ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆38Updated 3 years ago
- UVM and System Verilog Manuals☆43Updated 6 years ago
- AHB DMA 32 / 64 bits☆56Updated 10 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆57Updated last week
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆75Updated 7 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆63Updated 2 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- Parameterized Booth Multiplier in Verilog 2001☆50Updated 2 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆62Updated last year
- ☆34Updated 6 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆43Updated 3 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago