Alternatives and similar repositories for HGQ

Users that are interested in HGQ are comparing it to the libraries listed below

• IMPETUS-UdeS / rule4ml
  Resource Utilization and Latency Estimation for ML on FPGA.
  ☆11Updated last week
• FPGA4HEP / course_material
  ☆35Updated 5 years ago
• thesps / conifer
  Fast inference of Boosted Decision Trees in FPGAs
  ☆54Updated last week
• ECASLab / cynq
  PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.
  ☆25Updated 3 weeks ago
• MartaAndronic / NeuraLUT
  NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions
  ☆32Updated 2 months ago
• KastnerRG / cgra4ml
  An Open Workflow to Build Custom SoCs and run Deep Models at the Edge
  ☆79Updated 2 weeks ago
• MartaAndronic / PolyLUT
  PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…
  ☆53Updated last year
• Xilinx / logicnets
  ☆94Updated 11 months ago
• awai54st / LUTNet
  ☆58Updated 5 years ago
• AlexMontgomerie / samo
  SAMO: Streaming Architecture Mapping Optimisation
  ☆33Updated last year
• 0BAB1 / AI_to_FPGA_course
  A course based on FINN with hands on Lectures, Examples and Labs to go from 0 to a full custom Quantized Neural Network running on your v…
  ☆20Updated 7 months ago
• fastmachinelearning / hls4ml-live-demo
  Live demo of hls4ml on embedded platforms such as the Pynq-Z2
  ☆10Updated 9 months ago
• awai54st / Logic-Shrinkage
  ☆23Updated 2 years ago
• fastmachinelearning / hls4ml-tutorial
  Tutorial notebooks for hls4ml
  ☆343Updated last week
• MakarenaLabs / Xilinx-FPGA-HLS-PYNQ-ALVEO-Flow
  Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.
  ☆30Updated 5 years ago
• robertoBosio / NN2FPGA
  From Pytorch model to C++ for Vitis HLS
  ☆16Updated last week
• fastmachinelearning / models
  Models and examples built with hls4ml
  ☆12Updated 5 years ago
• AlexMontgomerie / fpgaconvnet-tutorial
  A collection of tutorials for the fpgaConvNet framework.
  ☆39Updated 8 months ago
• ebby-s / MX-for-FPGA
  Implementation of Microscaling data formats in SystemVerilog.
  ☆19Updated 9 months ago
• neurosim / 3D_NeuroSim_V1.0
  Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration
  ☆22Updated 3 years ago
• AlexMontgomerie / fpgaconvnet-hls
  ☆30Updated 7 months ago
• KULeuven-MICAS / zigzag
  HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators
  ☆150Updated 2 months ago
• mit-emze / cimloop
  ☆57Updated last month
• walkieq / RNN_HLS
  An LSTM template and a few examples using Vivado HLS
  ☆45Updated last year
• sharc-lab / FPGA_ECE8893
  ☆35Updated 2 months ago
• enyac-group / MaxEVA
  MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)
  ☆21Updated last year
• SeoLabCornell / torch2chip
  Torch2Chip (MLSys, 2024)
  ☆51Updated 2 months ago
• Xilinx / ResNet50-PYNQ
  Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ
  ☆58Updated 3 years ago
• KULeuven-MICAS / stream
  Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.
  ☆54Updated last month
• Xilinx / SLASH
  A research shell for Alveo V80
  ☆13Updated last week