calad0i / HGQLinks
High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs
☆30Updated 2 months ago
Alternatives and similar repositories for HGQ
Users that are interested in HGQ are comparing it to the libraries listed below
Sorting:
- Resource Utilization and Latency Estimation for ML on FPGA.☆12Updated 3 weeks ago
- Fast inference of Boosted Decision Trees in FPGAs☆54Updated last month
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆81Updated last month
- ☆34Updated 5 years ago
- ☆94Updated last year
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆33Updated last year
- PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.☆26Updated last month
- ☆23Updated 2 years ago
- NeuraLUT: Hiding Neural Network Density in Boolean Synthesizable Functions☆37Updated 2 months ago
- Models and examples built with hls4ml☆12Updated 5 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆37Updated 3 weeks ago
- ☆58Updated 5 years ago
- PYNQ Composabe Overlays☆73Updated last year
- From Pytorch model to C++ for Vitis HLS☆17Updated this week
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆29Updated 7 months ago
- Tutorial notebooks for hls4ml☆346Updated last month
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago
- A collection of tutorials for the fpgaConvNet framework.☆41Updated 9 months ago
- ☆30Updated 7 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆57Updated 3 years ago
- ☆71Updated 2 years ago
- ☆29Updated 6 years ago
- Implementation of Microscaling data formats in SystemVerilog.☆20Updated 10 months ago
- Live demo of hls4ml on embedded platforms such as the Pynq-Z2☆10Updated 10 months ago
- An LSTM template and a few examples using Vivado HLS☆45Updated last year
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆21Updated last year
- ☆17Updated 7 months ago
- Torch2Chip (MLSys, 2024)☆52Updated 2 months ago