High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs
☆39Jul 23, 2025Updated 7 months ago
Alternatives and similar repositories for HGQ
Users that are interested in HGQ are comparing it to the libraries listed below
Sorting:
- Resource Utilization and Latency Estimation for ML on FPGA.☆18Feb 4, 2026Updated last month
- Generate versal system design from ONNX model. AI engine kernels. Sub-microsecond speeds for autoencoders.☆16Dec 29, 2024Updated last year
- QONNX: Arbitrary-Precision Quantized Neural Networks in ONNX☆178Feb 19, 2026Updated 2 weeks ago
- PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.☆30Feb 23, 2026Updated last week
- ☆17Updated this week
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆49Feb 24, 2026Updated last week
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 6 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆105Jan 17, 2026Updated last month
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- AFP is a hardware-friendly quantization framework for DNNs, which is contributed by Fangxin Liu and Wenbo Zhao.☆13Nov 8, 2021Updated 4 years ago
- SAMO: Streaming Architecture Mapping Optimisation☆34Oct 4, 2023Updated 2 years ago
- Template Repository for Xilinx HLS design flow☆12Nov 18, 2021Updated 4 years ago
- This repository contains the results and code for the MLPerf™ Tiny Inference v0.7 benchmark.☆19May 18, 2023Updated 2 years ago
- Tutorial notebooks for hls4ml☆412Updated this week
- Code for L0-ARM: Network Sparsification via Stochastic Binary Optimization☆15Oct 25, 2019Updated 6 years ago
- An LSTM template and a few examples using Vivado HLS☆47May 4, 2024Updated last year
- This repository holds research toward analysis of lost-in-space star identification algorithms in C++.☆20Sep 23, 2019Updated 6 years ago
- VHDL functional blocks with their simulations and test sequences☆20Updated this week
- An automated HDC platform☆11Updated this week
- Collection of kernel accelerators optimised for LLM execution☆27Feb 26, 2026Updated last week
- Implementation of "A Hybrid ANN-SNN Architecture for Low-Power and Low-Latency Visual Perception". CVPRW 2024☆36May 2, 2024Updated last year
- A C++ platform to perform astrodynamics and space research.☆31Jan 14, 2026Updated last month
- Image Registration on FPGAs☆21Aug 28, 2022Updated 3 years ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28May 9, 2021Updated 4 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Jul 21, 2025Updated 7 months ago
- EPICS Channel Access for node.js☆19Oct 13, 2020Updated 5 years ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆32Nov 13, 2023Updated 2 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆45Oct 31, 2025Updated 4 months ago
- Machine learning on FPGAs using HLS☆1,824Updated this week
- ☆35Sep 12, 2019Updated 6 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- ☆21Nov 12, 2025Updated 3 months ago
- Machine learning lecture (3Q) materials in Tokyo Tech☆11Nov 24, 2021Updated 4 years ago
- Dataflow compiler for QNN inference on FPGAs☆945Feb 25, 2026Updated last week
- Custom-Precision Floating-point numbers.☆41Updated this week
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- PYNQ-Z1 board files for Vivado☆35Jan 8, 2022Updated 4 years ago
- The official re-implementation of the Neurips 2021 paper, "Targeted Neural Dynamical Modeling".☆10Mar 4, 2022Updated 4 years ago
- ☆12Apr 15, 2025Updated 10 months ago