techcentaur / CPU-ARMLinks
Design and implementation of a complete ARM based CPU.
☆15Updated 7 years ago
Alternatives and similar repositories for CPU-ARM
Users that are interested in CPU-ARM are comparing it to the libraries listed below
Sorting:
- Linux capable RISC-V SoC designed to be readable and useful.☆152Updated 4 months ago
- Arizona State University CSE320☆10Updated 10 years ago
- Reverse engineering the XC2064 FPGA☆81Updated 4 years ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆89Updated 5 years ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated last week
- FPGA GPU design for DE1-SoC☆73Updated 3 years ago
- Minimal implementation of Raybox HDL ray caster concept☆26Updated 3 months ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆99Updated this week
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆65Updated 4 months ago
- This repository contains small example designs that can be used with the open source icestorm flow.☆149Updated 4 years ago
- Install Intel FPGA 'Quartus Prime' software on remote servers☆60Updated 8 months ago
- Doom classic port to lightweight RISC‑V☆97Updated 3 years ago
- Tools for FPGA development.☆48Updated 2 months ago
- A pipelined RISC-V processor☆62Updated last year
- 64-bit multicore Linux-capable RISC-V processor☆97Updated 5 months ago
- Verilog source code for book: Computer Architecture Tutorial☆26Updated 4 years ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆83Updated this week
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆180Updated last year
- Soft-microcontroller implementation of an ARM Cortex-M0☆26Updated 6 years ago
- ☆32Updated 2 years ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆80Updated 6 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆75Updated 2 years ago
- Spen's Official OpenOCD Mirror☆50Updated 7 months ago
- A simple GPU on a TinyFPGA BX☆81Updated 7 years ago
- A basic GPU for altera FPGAs☆79Updated 6 years ago
- ☆34Updated last year
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 5 years ago