robertdunne / FPGA-ARMLinks
Verilog source code for book: Computer Architecture Tutorial
☆26Updated 3 years ago
Alternatives and similar repositories for FPGA-ARM
Users that are interested in FPGA-ARM are comparing it to the libraries listed below
Sorting:
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆38Updated 4 years ago
- RISC V core implementation using Verilog.☆26Updated 4 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆88Updated 2 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆95Updated this week
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆62Updated 9 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆50Updated last year
- I2C controller core☆46Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- Simple 8-bit UART realization on Verilog HDL.☆110Updated last year
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago
- Another tiny RISC-V implementation☆59Updated 4 years ago
- Verilog implementation of a 4-way Set associative cache with a write buffer (write) policy and FIFO replacement policy☆41Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- Basic RISC-V Test SoC☆144Updated 6 years ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆89Updated 4 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆75Updated 2 years ago
- Two Level Cache Controller implementation in Verilog HDL☆52Updated 5 years ago
- A simple DDR3 memory controller☆59Updated 2 years ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- IP operations in verilog (simulation and implementation on ice40)☆59Updated 5 years ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆115Updated last month
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Open source ISS and logic RISC-V 32 bit project☆58Updated 3 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆94Updated 6 months ago
- JTAG Test Access Port (TAP)☆35Updated 11 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆69Updated 9 months ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago